forked from Minki/linux
0e934e22f3
Since 193ab2a607, various AT91 boards don't
register at91_udc anymore due to depending on a now non-existing symbol.
Fix the symbol name.
Signed-off-by: Anders Darander <anders@chargestorm.se>
Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
Cc: stable <stable@vger.kernel.org>
1440 lines
36 KiB
C
1440 lines
36 KiB
C
/*
|
|
* arch/arm/mach-at91/at91sam9263_devices.c
|
|
*
|
|
* Copyright (C) 2007 Atmel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
*/
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/map.h>
|
|
|
|
#include <linux/dma-mapping.h>
|
|
#include <linux/gpio.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/i2c-gpio.h>
|
|
|
|
#include <linux/fb.h>
|
|
#include <video/atmel_lcdc.h>
|
|
|
|
#include <mach/board.h>
|
|
#include <mach/at91sam9263.h>
|
|
#include <mach/at91sam9263_matrix.h>
|
|
#include <mach/at91sam9_smc.h>
|
|
|
|
#include "generic.h"
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* USB Host
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
|
|
static u64 ohci_dmamask = DMA_BIT_MASK(32);
|
|
static struct at91_usbh_data usbh_data;
|
|
|
|
static struct resource usbh_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_UHP_BASE,
|
|
.end = AT91SAM9263_UHP_BASE + SZ_1M - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_UHP,
|
|
.end = AT91SAM9263_ID_UHP,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91_usbh_device = {
|
|
.name = "at91_ohci",
|
|
.id = -1,
|
|
.dev = {
|
|
.dma_mask = &ohci_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = &usbh_data,
|
|
},
|
|
.resource = usbh_resources,
|
|
.num_resources = ARRAY_SIZE(usbh_resources),
|
|
};
|
|
|
|
void __init at91_add_device_usbh(struct at91_usbh_data *data)
|
|
{
|
|
int i;
|
|
|
|
if (!data)
|
|
return;
|
|
|
|
/* Enable VBus control for UHP ports */
|
|
for (i = 0; i < data->ports; i++) {
|
|
if (data->vbus_pin[i])
|
|
at91_set_gpio_output(data->vbus_pin[i], 0);
|
|
}
|
|
|
|
/* Enable overcurrent notification */
|
|
for (i = 0; i < data->ports; i++) {
|
|
if (data->overcurrent_pin[i])
|
|
at91_set_gpio_input(data->overcurrent_pin[i], 1);
|
|
}
|
|
|
|
usbh_data = *data;
|
|
platform_device_register(&at91_usbh_device);
|
|
}
|
|
#else
|
|
void __init at91_add_device_usbh(struct at91_usbh_data *data) {}
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* USB Device (Gadget)
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#ifdef CONFIG_USB_AT91
|
|
static struct at91_udc_data udc_data;
|
|
|
|
static struct resource udc_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_UDP,
|
|
.end = AT91SAM9263_BASE_UDP + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_UDP,
|
|
.end = AT91SAM9263_ID_UDP,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91_udc_device = {
|
|
.name = "at91_udc",
|
|
.id = -1,
|
|
.dev = {
|
|
.platform_data = &udc_data,
|
|
},
|
|
.resource = udc_resources,
|
|
.num_resources = ARRAY_SIZE(udc_resources),
|
|
};
|
|
|
|
void __init at91_add_device_udc(struct at91_udc_data *data)
|
|
{
|
|
if (!data)
|
|
return;
|
|
|
|
if (data->vbus_pin) {
|
|
at91_set_gpio_input(data->vbus_pin, 0);
|
|
at91_set_deglitch(data->vbus_pin, 1);
|
|
}
|
|
|
|
/* Pullup pin is handled internally by USB device peripheral */
|
|
|
|
udc_data = *data;
|
|
platform_device_register(&at91_udc_device);
|
|
}
|
|
#else
|
|
void __init at91_add_device_udc(struct at91_udc_data *data) {}
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* Ethernet
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_MACB) || defined(CONFIG_MACB_MODULE)
|
|
static u64 eth_dmamask = DMA_BIT_MASK(32);
|
|
static struct at91_eth_data eth_data;
|
|
|
|
static struct resource eth_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_EMAC,
|
|
.end = AT91SAM9263_BASE_EMAC + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_EMAC,
|
|
.end = AT91SAM9263_ID_EMAC,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_eth_device = {
|
|
.name = "macb",
|
|
.id = -1,
|
|
.dev = {
|
|
.dma_mask = ð_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = ð_data,
|
|
},
|
|
.resource = eth_resources,
|
|
.num_resources = ARRAY_SIZE(eth_resources),
|
|
};
|
|
|
|
void __init at91_add_device_eth(struct at91_eth_data *data)
|
|
{
|
|
if (!data)
|
|
return;
|
|
|
|
if (data->phy_irq_pin) {
|
|
at91_set_gpio_input(data->phy_irq_pin, 0);
|
|
at91_set_deglitch(data->phy_irq_pin, 1);
|
|
}
|
|
|
|
/* Pins used for MII and RMII */
|
|
at91_set_A_periph(AT91_PIN_PE21, 0); /* ETXCK_EREFCK */
|
|
at91_set_B_periph(AT91_PIN_PC25, 0); /* ERXDV */
|
|
at91_set_A_periph(AT91_PIN_PE25, 0); /* ERX0 */
|
|
at91_set_A_periph(AT91_PIN_PE26, 0); /* ERX1 */
|
|
at91_set_A_periph(AT91_PIN_PE27, 0); /* ERXER */
|
|
at91_set_A_periph(AT91_PIN_PE28, 0); /* ETXEN */
|
|
at91_set_A_periph(AT91_PIN_PE23, 0); /* ETX0 */
|
|
at91_set_A_periph(AT91_PIN_PE24, 0); /* ETX1 */
|
|
at91_set_A_periph(AT91_PIN_PE30, 0); /* EMDIO */
|
|
at91_set_A_periph(AT91_PIN_PE29, 0); /* EMDC */
|
|
|
|
if (!data->is_rmii) {
|
|
at91_set_A_periph(AT91_PIN_PE22, 0); /* ECRS */
|
|
at91_set_B_periph(AT91_PIN_PC26, 0); /* ECOL */
|
|
at91_set_B_periph(AT91_PIN_PC22, 0); /* ERX2 */
|
|
at91_set_B_periph(AT91_PIN_PC23, 0); /* ERX3 */
|
|
at91_set_B_periph(AT91_PIN_PC27, 0); /* ERXCK */
|
|
at91_set_B_periph(AT91_PIN_PC20, 0); /* ETX2 */
|
|
at91_set_B_periph(AT91_PIN_PC21, 0); /* ETX3 */
|
|
at91_set_B_periph(AT91_PIN_PC24, 0); /* ETXER */
|
|
}
|
|
|
|
eth_data = *data;
|
|
platform_device_register(&at91sam9263_eth_device);
|
|
}
|
|
#else
|
|
void __init at91_add_device_eth(struct at91_eth_data *data) {}
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* MMC / SD
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_MMC_AT91) || defined(CONFIG_MMC_AT91_MODULE)
|
|
static u64 mmc_dmamask = DMA_BIT_MASK(32);
|
|
static struct at91_mmc_data mmc0_data, mmc1_data;
|
|
|
|
static struct resource mmc0_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_MCI0,
|
|
.end = AT91SAM9263_BASE_MCI0 + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_MCI0,
|
|
.end = AT91SAM9263_ID_MCI0,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_mmc0_device = {
|
|
.name = "at91_mci",
|
|
.id = 0,
|
|
.dev = {
|
|
.dma_mask = &mmc_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = &mmc0_data,
|
|
},
|
|
.resource = mmc0_resources,
|
|
.num_resources = ARRAY_SIZE(mmc0_resources),
|
|
};
|
|
|
|
static struct resource mmc1_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_MCI1,
|
|
.end = AT91SAM9263_BASE_MCI1 + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_MCI1,
|
|
.end = AT91SAM9263_ID_MCI1,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_mmc1_device = {
|
|
.name = "at91_mci",
|
|
.id = 1,
|
|
.dev = {
|
|
.dma_mask = &mmc_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = &mmc1_data,
|
|
},
|
|
.resource = mmc1_resources,
|
|
.num_resources = ARRAY_SIZE(mmc1_resources),
|
|
};
|
|
|
|
void __init at91_add_device_mmc(short mmc_id, struct at91_mmc_data *data)
|
|
{
|
|
if (!data)
|
|
return;
|
|
|
|
/* input/irq */
|
|
if (data->det_pin) {
|
|
at91_set_gpio_input(data->det_pin, 1);
|
|
at91_set_deglitch(data->det_pin, 1);
|
|
}
|
|
if (data->wp_pin)
|
|
at91_set_gpio_input(data->wp_pin, 1);
|
|
if (data->vcc_pin)
|
|
at91_set_gpio_output(data->vcc_pin, 0);
|
|
|
|
if (mmc_id == 0) { /* MCI0 */
|
|
/* CLK */
|
|
at91_set_A_periph(AT91_PIN_PA12, 0);
|
|
|
|
if (data->slot_b) {
|
|
/* CMD */
|
|
at91_set_A_periph(AT91_PIN_PA16, 1);
|
|
|
|
/* DAT0, maybe DAT1..DAT3 */
|
|
at91_set_A_periph(AT91_PIN_PA17, 1);
|
|
if (data->wire4) {
|
|
at91_set_A_periph(AT91_PIN_PA18, 1);
|
|
at91_set_A_periph(AT91_PIN_PA19, 1);
|
|
at91_set_A_periph(AT91_PIN_PA20, 1);
|
|
}
|
|
} else {
|
|
/* CMD */
|
|
at91_set_A_periph(AT91_PIN_PA1, 1);
|
|
|
|
/* DAT0, maybe DAT1..DAT3 */
|
|
at91_set_A_periph(AT91_PIN_PA0, 1);
|
|
if (data->wire4) {
|
|
at91_set_A_periph(AT91_PIN_PA3, 1);
|
|
at91_set_A_periph(AT91_PIN_PA4, 1);
|
|
at91_set_A_periph(AT91_PIN_PA5, 1);
|
|
}
|
|
}
|
|
|
|
mmc0_data = *data;
|
|
platform_device_register(&at91sam9263_mmc0_device);
|
|
} else { /* MCI1 */
|
|
/* CLK */
|
|
at91_set_A_periph(AT91_PIN_PA6, 0);
|
|
|
|
if (data->slot_b) {
|
|
/* CMD */
|
|
at91_set_A_periph(AT91_PIN_PA21, 1);
|
|
|
|
/* DAT0, maybe DAT1..DAT3 */
|
|
at91_set_A_periph(AT91_PIN_PA22, 1);
|
|
if (data->wire4) {
|
|
at91_set_A_periph(AT91_PIN_PA23, 1);
|
|
at91_set_A_periph(AT91_PIN_PA24, 1);
|
|
at91_set_A_periph(AT91_PIN_PA25, 1);
|
|
}
|
|
} else {
|
|
/* CMD */
|
|
at91_set_A_periph(AT91_PIN_PA7, 1);
|
|
|
|
/* DAT0, maybe DAT1..DAT3 */
|
|
at91_set_A_periph(AT91_PIN_PA8, 1);
|
|
if (data->wire4) {
|
|
at91_set_A_periph(AT91_PIN_PA9, 1);
|
|
at91_set_A_periph(AT91_PIN_PA10, 1);
|
|
at91_set_A_periph(AT91_PIN_PA11, 1);
|
|
}
|
|
}
|
|
|
|
mmc1_data = *data;
|
|
platform_device_register(&at91sam9263_mmc1_device);
|
|
}
|
|
}
|
|
#else
|
|
void __init at91_add_device_mmc(short mmc_id, struct at91_mmc_data *data) {}
|
|
#endif
|
|
|
|
/* --------------------------------------------------------------------
|
|
* Compact Flash (PCMCIA or IDE)
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_AT91_CF) || defined(CONFIG_AT91_CF_MODULE) || \
|
|
defined(CONFIG_BLK_DEV_IDE_AT91) || defined(CONFIG_BLK_DEV_IDE_AT91_MODULE)
|
|
|
|
static struct at91_cf_data cf0_data;
|
|
|
|
static struct resource cf0_resources[] = {
|
|
[0] = {
|
|
.start = AT91_CHIPSELECT_4,
|
|
.end = AT91_CHIPSELECT_4 + SZ_256M - 1,
|
|
.flags = IORESOURCE_MEM | IORESOURCE_MEM_8AND16BIT,
|
|
}
|
|
};
|
|
|
|
static struct platform_device cf0_device = {
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &cf0_data,
|
|
},
|
|
.resource = cf0_resources,
|
|
.num_resources = ARRAY_SIZE(cf0_resources),
|
|
};
|
|
|
|
static struct at91_cf_data cf1_data;
|
|
|
|
static struct resource cf1_resources[] = {
|
|
[0] = {
|
|
.start = AT91_CHIPSELECT_5,
|
|
.end = AT91_CHIPSELECT_5 + SZ_256M - 1,
|
|
.flags = IORESOURCE_MEM | IORESOURCE_MEM_8AND16BIT,
|
|
}
|
|
};
|
|
|
|
static struct platform_device cf1_device = {
|
|
.id = 1,
|
|
.dev = {
|
|
.platform_data = &cf1_data,
|
|
},
|
|
.resource = cf1_resources,
|
|
.num_resources = ARRAY_SIZE(cf1_resources),
|
|
};
|
|
|
|
void __init at91_add_device_cf(struct at91_cf_data *data)
|
|
{
|
|
unsigned long ebi0_csa;
|
|
struct platform_device *pdev;
|
|
|
|
if (!data)
|
|
return;
|
|
|
|
/*
|
|
* assign CS4 or CS5 to SMC with Compact Flash logic support,
|
|
* we assume SMC timings are configured by board code,
|
|
* except True IDE where timings are controlled by driver
|
|
*/
|
|
ebi0_csa = at91_sys_read(AT91_MATRIX_EBI0CSA);
|
|
switch (data->chipselect) {
|
|
case 4:
|
|
at91_set_A_periph(AT91_PIN_PD6, 0); /* EBI0_NCS4/CFCS0 */
|
|
ebi0_csa |= AT91_MATRIX_EBI0_CS4A_SMC_CF1;
|
|
cf0_data = *data;
|
|
pdev = &cf0_device;
|
|
break;
|
|
case 5:
|
|
at91_set_A_periph(AT91_PIN_PD7, 0); /* EBI0_NCS5/CFCS1 */
|
|
ebi0_csa |= AT91_MATRIX_EBI0_CS5A_SMC_CF2;
|
|
cf1_data = *data;
|
|
pdev = &cf1_device;
|
|
break;
|
|
default:
|
|
printk(KERN_ERR "AT91 CF: bad chip-select requested (%u)\n",
|
|
data->chipselect);
|
|
return;
|
|
}
|
|
at91_sys_write(AT91_MATRIX_EBI0CSA, ebi0_csa);
|
|
|
|
if (data->det_pin) {
|
|
at91_set_gpio_input(data->det_pin, 1);
|
|
at91_set_deglitch(data->det_pin, 1);
|
|
}
|
|
|
|
if (data->irq_pin) {
|
|
at91_set_gpio_input(data->irq_pin, 1);
|
|
at91_set_deglitch(data->irq_pin, 1);
|
|
}
|
|
|
|
if (data->vcc_pin)
|
|
/* initially off */
|
|
at91_set_gpio_output(data->vcc_pin, 0);
|
|
|
|
/* enable EBI controlled pins */
|
|
at91_set_A_periph(AT91_PIN_PD5, 1); /* NWAIT */
|
|
at91_set_A_periph(AT91_PIN_PD8, 0); /* CFCE1 */
|
|
at91_set_A_periph(AT91_PIN_PD9, 0); /* CFCE2 */
|
|
at91_set_A_periph(AT91_PIN_PD14, 0); /* CFNRW */
|
|
|
|
pdev->name = (data->flags & AT91_CF_TRUE_IDE) ? "at91_ide" : "at91_cf";
|
|
platform_device_register(pdev);
|
|
}
|
|
#else
|
|
void __init at91_add_device_cf(struct at91_cf_data *data) {}
|
|
#endif
|
|
|
|
/* --------------------------------------------------------------------
|
|
* NAND / SmartMedia
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_MTD_NAND_ATMEL) || defined(CONFIG_MTD_NAND_ATMEL_MODULE)
|
|
static struct atmel_nand_data nand_data;
|
|
|
|
#define NAND_BASE AT91_CHIPSELECT_3
|
|
|
|
static struct resource nand_resources[] = {
|
|
[0] = {
|
|
.start = NAND_BASE,
|
|
.end = NAND_BASE + SZ_256M - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91_BASE_SYS + AT91_ECC0,
|
|
.end = AT91_BASE_SYS + AT91_ECC0 + SZ_512 - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
}
|
|
};
|
|
|
|
static struct platform_device at91sam9263_nand_device = {
|
|
.name = "atmel_nand",
|
|
.id = -1,
|
|
.dev = {
|
|
.platform_data = &nand_data,
|
|
},
|
|
.resource = nand_resources,
|
|
.num_resources = ARRAY_SIZE(nand_resources),
|
|
};
|
|
|
|
void __init at91_add_device_nand(struct atmel_nand_data *data)
|
|
{
|
|
unsigned long csa;
|
|
|
|
if (!data)
|
|
return;
|
|
|
|
csa = at91_sys_read(AT91_MATRIX_EBI0CSA);
|
|
at91_sys_write(AT91_MATRIX_EBI0CSA, csa | AT91_MATRIX_EBI0_CS3A_SMC_SMARTMEDIA);
|
|
|
|
/* enable pin */
|
|
if (data->enable_pin)
|
|
at91_set_gpio_output(data->enable_pin, 1);
|
|
|
|
/* ready/busy pin */
|
|
if (data->rdy_pin)
|
|
at91_set_gpio_input(data->rdy_pin, 1);
|
|
|
|
/* card detect pin */
|
|
if (data->det_pin)
|
|
at91_set_gpio_input(data->det_pin, 1);
|
|
|
|
nand_data = *data;
|
|
platform_device_register(&at91sam9263_nand_device);
|
|
}
|
|
#else
|
|
void __init at91_add_device_nand(struct atmel_nand_data *data) {}
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* TWI (i2c)
|
|
* -------------------------------------------------------------------- */
|
|
|
|
/*
|
|
* Prefer the GPIO code since the TWI controller isn't robust
|
|
* (gets overruns and underruns under load) and can only issue
|
|
* repeated STARTs in one scenario (the driver doesn't yet handle them).
|
|
*/
|
|
#if defined(CONFIG_I2C_GPIO) || defined(CONFIG_I2C_GPIO_MODULE)
|
|
|
|
static struct i2c_gpio_platform_data pdata = {
|
|
.sda_pin = AT91_PIN_PB4,
|
|
.sda_is_open_drain = 1,
|
|
.scl_pin = AT91_PIN_PB5,
|
|
.scl_is_open_drain = 1,
|
|
.udelay = 2, /* ~100 kHz */
|
|
};
|
|
|
|
static struct platform_device at91sam9263_twi_device = {
|
|
.name = "i2c-gpio",
|
|
.id = -1,
|
|
.dev.platform_data = &pdata,
|
|
};
|
|
|
|
void __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices)
|
|
{
|
|
at91_set_GPIO_periph(AT91_PIN_PB4, 1); /* TWD (SDA) */
|
|
at91_set_multi_drive(AT91_PIN_PB4, 1);
|
|
|
|
at91_set_GPIO_periph(AT91_PIN_PB5, 1); /* TWCK (SCL) */
|
|
at91_set_multi_drive(AT91_PIN_PB5, 1);
|
|
|
|
i2c_register_board_info(0, devices, nr_devices);
|
|
platform_device_register(&at91sam9263_twi_device);
|
|
}
|
|
|
|
#elif defined(CONFIG_I2C_AT91) || defined(CONFIG_I2C_AT91_MODULE)
|
|
|
|
static struct resource twi_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_TWI,
|
|
.end = AT91SAM9263_BASE_TWI + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_TWI,
|
|
.end = AT91SAM9263_ID_TWI,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_twi_device = {
|
|
.name = "at91_i2c",
|
|
.id = -1,
|
|
.resource = twi_resources,
|
|
.num_resources = ARRAY_SIZE(twi_resources),
|
|
};
|
|
|
|
void __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices)
|
|
{
|
|
/* pins used for TWI interface */
|
|
at91_set_A_periph(AT91_PIN_PB4, 0); /* TWD */
|
|
at91_set_multi_drive(AT91_PIN_PB4, 1);
|
|
|
|
at91_set_A_periph(AT91_PIN_PB5, 0); /* TWCK */
|
|
at91_set_multi_drive(AT91_PIN_PB5, 1);
|
|
|
|
i2c_register_board_info(0, devices, nr_devices);
|
|
platform_device_register(&at91sam9263_twi_device);
|
|
}
|
|
#else
|
|
void __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices) {}
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* SPI
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_SPI_ATMEL) || defined(CONFIG_SPI_ATMEL_MODULE)
|
|
static u64 spi_dmamask = DMA_BIT_MASK(32);
|
|
|
|
static struct resource spi0_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_SPI0,
|
|
.end = AT91SAM9263_BASE_SPI0 + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_SPI0,
|
|
.end = AT91SAM9263_ID_SPI0,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_spi0_device = {
|
|
.name = "atmel_spi",
|
|
.id = 0,
|
|
.dev = {
|
|
.dma_mask = &spi_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
},
|
|
.resource = spi0_resources,
|
|
.num_resources = ARRAY_SIZE(spi0_resources),
|
|
};
|
|
|
|
static const unsigned spi0_standard_cs[4] = { AT91_PIN_PA5, AT91_PIN_PA3, AT91_PIN_PA4, AT91_PIN_PB11 };
|
|
|
|
static struct resource spi1_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_SPI1,
|
|
.end = AT91SAM9263_BASE_SPI1 + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_SPI1,
|
|
.end = AT91SAM9263_ID_SPI1,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_spi1_device = {
|
|
.name = "atmel_spi",
|
|
.id = 1,
|
|
.dev = {
|
|
.dma_mask = &spi_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
},
|
|
.resource = spi1_resources,
|
|
.num_resources = ARRAY_SIZE(spi1_resources),
|
|
};
|
|
|
|
static const unsigned spi1_standard_cs[4] = { AT91_PIN_PB15, AT91_PIN_PB16, AT91_PIN_PB17, AT91_PIN_PB18 };
|
|
|
|
void __init at91_add_device_spi(struct spi_board_info *devices, int nr_devices)
|
|
{
|
|
int i;
|
|
unsigned long cs_pin;
|
|
short enable_spi0 = 0;
|
|
short enable_spi1 = 0;
|
|
|
|
/* Choose SPI chip-selects */
|
|
for (i = 0; i < nr_devices; i++) {
|
|
if (devices[i].controller_data)
|
|
cs_pin = (unsigned long) devices[i].controller_data;
|
|
else if (devices[i].bus_num == 0)
|
|
cs_pin = spi0_standard_cs[devices[i].chip_select];
|
|
else
|
|
cs_pin = spi1_standard_cs[devices[i].chip_select];
|
|
|
|
if (devices[i].bus_num == 0)
|
|
enable_spi0 = 1;
|
|
else
|
|
enable_spi1 = 1;
|
|
|
|
/* enable chip-select pin */
|
|
at91_set_gpio_output(cs_pin, 1);
|
|
|
|
/* pass chip-select pin to driver */
|
|
devices[i].controller_data = (void *) cs_pin;
|
|
}
|
|
|
|
spi_register_board_info(devices, nr_devices);
|
|
|
|
/* Configure SPI bus(es) */
|
|
if (enable_spi0) {
|
|
at91_set_B_periph(AT91_PIN_PA0, 0); /* SPI0_MISO */
|
|
at91_set_B_periph(AT91_PIN_PA1, 0); /* SPI0_MOSI */
|
|
at91_set_B_periph(AT91_PIN_PA2, 0); /* SPI0_SPCK */
|
|
|
|
platform_device_register(&at91sam9263_spi0_device);
|
|
}
|
|
if (enable_spi1) {
|
|
at91_set_A_periph(AT91_PIN_PB12, 0); /* SPI1_MISO */
|
|
at91_set_A_periph(AT91_PIN_PB13, 0); /* SPI1_MOSI */
|
|
at91_set_A_periph(AT91_PIN_PB14, 0); /* SPI1_SPCK */
|
|
|
|
platform_device_register(&at91sam9263_spi1_device);
|
|
}
|
|
}
|
|
#else
|
|
void __init at91_add_device_spi(struct spi_board_info *devices, int nr_devices) {}
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* AC97
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_SND_ATMEL_AC97C) || defined(CONFIG_SND_ATMEL_AC97C_MODULE)
|
|
static u64 ac97_dmamask = DMA_BIT_MASK(32);
|
|
static struct ac97c_platform_data ac97_data;
|
|
|
|
static struct resource ac97_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_AC97C,
|
|
.end = AT91SAM9263_BASE_AC97C + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_AC97C,
|
|
.end = AT91SAM9263_ID_AC97C,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_ac97_device = {
|
|
.name = "atmel_ac97c",
|
|
.id = 0,
|
|
.dev = {
|
|
.dma_mask = &ac97_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = &ac97_data,
|
|
},
|
|
.resource = ac97_resources,
|
|
.num_resources = ARRAY_SIZE(ac97_resources),
|
|
};
|
|
|
|
void __init at91_add_device_ac97(struct ac97c_platform_data *data)
|
|
{
|
|
if (!data)
|
|
return;
|
|
|
|
at91_set_A_periph(AT91_PIN_PB0, 0); /* AC97FS */
|
|
at91_set_A_periph(AT91_PIN_PB1, 0); /* AC97CK */
|
|
at91_set_A_periph(AT91_PIN_PB2, 0); /* AC97TX */
|
|
at91_set_A_periph(AT91_PIN_PB3, 0); /* AC97RX */
|
|
|
|
/* reset */
|
|
if (data->reset_pin)
|
|
at91_set_gpio_output(data->reset_pin, 0);
|
|
|
|
ac97_data = *data;
|
|
platform_device_register(&at91sam9263_ac97_device);
|
|
}
|
|
#else
|
|
void __init at91_add_device_ac97(struct ac97c_platform_data *data) {}
|
|
#endif
|
|
|
|
/* --------------------------------------------------------------------
|
|
* CAN Controller
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_CAN_AT91) || defined(CONFIG_CAN_AT91_MODULE)
|
|
static struct resource can_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_CAN,
|
|
.end = AT91SAM9263_BASE_CAN + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_CAN,
|
|
.end = AT91SAM9263_ID_CAN,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_can_device = {
|
|
.name = "at91_can",
|
|
.id = -1,
|
|
.resource = can_resources,
|
|
.num_resources = ARRAY_SIZE(can_resources),
|
|
};
|
|
|
|
void __init at91_add_device_can(struct at91_can_data *data)
|
|
{
|
|
at91_set_A_periph(AT91_PIN_PA13, 0); /* CANTX */
|
|
at91_set_A_periph(AT91_PIN_PA14, 0); /* CANRX */
|
|
at91sam9263_can_device.dev.platform_data = data;
|
|
|
|
platform_device_register(&at91sam9263_can_device);
|
|
}
|
|
#else
|
|
void __init at91_add_device_can(struct at91_can_data *data) {}
|
|
#endif
|
|
|
|
/* --------------------------------------------------------------------
|
|
* LCD Controller
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_FB_ATMEL) || defined(CONFIG_FB_ATMEL_MODULE)
|
|
static u64 lcdc_dmamask = DMA_BIT_MASK(32);
|
|
static struct atmel_lcdfb_info lcdc_data;
|
|
|
|
static struct resource lcdc_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_LCDC_BASE,
|
|
.end = AT91SAM9263_LCDC_BASE + SZ_4K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_LCDC,
|
|
.end = AT91SAM9263_ID_LCDC,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91_lcdc_device = {
|
|
.name = "atmel_lcdfb",
|
|
.id = 0,
|
|
.dev = {
|
|
.dma_mask = &lcdc_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = &lcdc_data,
|
|
},
|
|
.resource = lcdc_resources,
|
|
.num_resources = ARRAY_SIZE(lcdc_resources),
|
|
};
|
|
|
|
void __init at91_add_device_lcdc(struct atmel_lcdfb_info *data)
|
|
{
|
|
if (!data)
|
|
return;
|
|
|
|
at91_set_A_periph(AT91_PIN_PC1, 0); /* LCDHSYNC */
|
|
at91_set_A_periph(AT91_PIN_PC2, 0); /* LCDDOTCK */
|
|
at91_set_A_periph(AT91_PIN_PC3, 0); /* LCDDEN */
|
|
at91_set_B_periph(AT91_PIN_PB9, 0); /* LCDCC */
|
|
at91_set_A_periph(AT91_PIN_PC6, 0); /* LCDD2 */
|
|
at91_set_A_periph(AT91_PIN_PC7, 0); /* LCDD3 */
|
|
at91_set_A_periph(AT91_PIN_PC8, 0); /* LCDD4 */
|
|
at91_set_A_periph(AT91_PIN_PC9, 0); /* LCDD5 */
|
|
at91_set_A_periph(AT91_PIN_PC10, 0); /* LCDD6 */
|
|
at91_set_A_periph(AT91_PIN_PC11, 0); /* LCDD7 */
|
|
at91_set_A_periph(AT91_PIN_PC14, 0); /* LCDD10 */
|
|
at91_set_A_periph(AT91_PIN_PC15, 0); /* LCDD11 */
|
|
at91_set_A_periph(AT91_PIN_PC16, 0); /* LCDD12 */
|
|
at91_set_B_periph(AT91_PIN_PC12, 0); /* LCDD13 */
|
|
at91_set_A_periph(AT91_PIN_PC18, 0); /* LCDD14 */
|
|
at91_set_A_periph(AT91_PIN_PC19, 0); /* LCDD15 */
|
|
at91_set_A_periph(AT91_PIN_PC22, 0); /* LCDD18 */
|
|
at91_set_A_periph(AT91_PIN_PC23, 0); /* LCDD19 */
|
|
at91_set_A_periph(AT91_PIN_PC24, 0); /* LCDD20 */
|
|
at91_set_B_periph(AT91_PIN_PC17, 0); /* LCDD21 */
|
|
at91_set_A_periph(AT91_PIN_PC26, 0); /* LCDD22 */
|
|
at91_set_A_periph(AT91_PIN_PC27, 0); /* LCDD23 */
|
|
|
|
lcdc_data = *data;
|
|
platform_device_register(&at91_lcdc_device);
|
|
}
|
|
#else
|
|
void __init at91_add_device_lcdc(struct atmel_lcdfb_info *data) {}
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* Image Sensor Interface
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_VIDEO_AT91_ISI) || defined(CONFIG_VIDEO_AT91_ISI_MODULE)
|
|
|
|
struct resource isi_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_ISI,
|
|
.end = AT91SAM9263_BASE_ISI + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_ISI,
|
|
.end = AT91SAM9263_ID_ISI,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_isi_device = {
|
|
.name = "at91_isi",
|
|
.id = -1,
|
|
.resource = isi_resources,
|
|
.num_resources = ARRAY_SIZE(isi_resources),
|
|
};
|
|
|
|
void __init at91_add_device_isi(void)
|
|
{
|
|
at91_set_A_periph(AT91_PIN_PE0, 0); /* ISI_D0 */
|
|
at91_set_A_periph(AT91_PIN_PE1, 0); /* ISI_D1 */
|
|
at91_set_A_periph(AT91_PIN_PE2, 0); /* ISI_D2 */
|
|
at91_set_A_periph(AT91_PIN_PE3, 0); /* ISI_D3 */
|
|
at91_set_A_periph(AT91_PIN_PE4, 0); /* ISI_D4 */
|
|
at91_set_A_periph(AT91_PIN_PE5, 0); /* ISI_D5 */
|
|
at91_set_A_periph(AT91_PIN_PE6, 0); /* ISI_D6 */
|
|
at91_set_A_periph(AT91_PIN_PE7, 0); /* ISI_D7 */
|
|
at91_set_A_periph(AT91_PIN_PE8, 0); /* ISI_PCK */
|
|
at91_set_A_periph(AT91_PIN_PE9, 0); /* ISI_HSYNC */
|
|
at91_set_A_periph(AT91_PIN_PE10, 0); /* ISI_VSYNC */
|
|
at91_set_B_periph(AT91_PIN_PE11, 0); /* ISI_MCK (PCK3) */
|
|
at91_set_B_periph(AT91_PIN_PE12, 0); /* ISI_PD8 */
|
|
at91_set_B_periph(AT91_PIN_PE13, 0); /* ISI_PD9 */
|
|
at91_set_B_periph(AT91_PIN_PE14, 0); /* ISI_PD10 */
|
|
at91_set_B_periph(AT91_PIN_PE15, 0); /* ISI_PD11 */
|
|
}
|
|
#else
|
|
void __init at91_add_device_isi(void) {}
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* Timer/Counter block
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#ifdef CONFIG_ATMEL_TCLIB
|
|
|
|
static struct resource tcb_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_TCB0,
|
|
.end = AT91SAM9263_BASE_TCB0 + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_TCB,
|
|
.end = AT91SAM9263_ID_TCB,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_tcb_device = {
|
|
.name = "atmel_tcb",
|
|
.id = 0,
|
|
.resource = tcb_resources,
|
|
.num_resources = ARRAY_SIZE(tcb_resources),
|
|
};
|
|
|
|
static void __init at91_add_device_tc(void)
|
|
{
|
|
platform_device_register(&at91sam9263_tcb_device);
|
|
}
|
|
#else
|
|
static void __init at91_add_device_tc(void) { }
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* RTT
|
|
* -------------------------------------------------------------------- */
|
|
|
|
static struct resource rtt0_resources[] = {
|
|
{
|
|
.start = AT91_BASE_SYS + AT91_RTT0,
|
|
.end = AT91_BASE_SYS + AT91_RTT0 + SZ_16 - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
}
|
|
};
|
|
|
|
static struct platform_device at91sam9263_rtt0_device = {
|
|
.name = "at91_rtt",
|
|
.id = 0,
|
|
.resource = rtt0_resources,
|
|
.num_resources = ARRAY_SIZE(rtt0_resources),
|
|
};
|
|
|
|
static struct resource rtt1_resources[] = {
|
|
{
|
|
.start = AT91_BASE_SYS + AT91_RTT1,
|
|
.end = AT91_BASE_SYS + AT91_RTT1 + SZ_16 - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
}
|
|
};
|
|
|
|
static struct platform_device at91sam9263_rtt1_device = {
|
|
.name = "at91_rtt",
|
|
.id = 1,
|
|
.resource = rtt1_resources,
|
|
.num_resources = ARRAY_SIZE(rtt1_resources),
|
|
};
|
|
|
|
static void __init at91_add_device_rtt(void)
|
|
{
|
|
platform_device_register(&at91sam9263_rtt0_device);
|
|
platform_device_register(&at91sam9263_rtt1_device);
|
|
}
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* Watchdog
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_AT91SAM9X_WATCHDOG) || defined(CONFIG_AT91SAM9X_WATCHDOG_MODULE)
|
|
static struct platform_device at91sam9263_wdt_device = {
|
|
.name = "at91_wdt",
|
|
.id = -1,
|
|
.num_resources = 0,
|
|
};
|
|
|
|
static void __init at91_add_device_watchdog(void)
|
|
{
|
|
platform_device_register(&at91sam9263_wdt_device);
|
|
}
|
|
#else
|
|
static void __init at91_add_device_watchdog(void) {}
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* PWM
|
|
* --------------------------------------------------------------------*/
|
|
|
|
#if defined(CONFIG_ATMEL_PWM)
|
|
static u32 pwm_mask;
|
|
|
|
static struct resource pwm_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_PWMC,
|
|
.end = AT91SAM9263_BASE_PWMC + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_PWMC,
|
|
.end = AT91SAM9263_ID_PWMC,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_pwm0_device = {
|
|
.name = "atmel_pwm",
|
|
.id = -1,
|
|
.dev = {
|
|
.platform_data = &pwm_mask,
|
|
},
|
|
.resource = pwm_resources,
|
|
.num_resources = ARRAY_SIZE(pwm_resources),
|
|
};
|
|
|
|
void __init at91_add_device_pwm(u32 mask)
|
|
{
|
|
if (mask & (1 << AT91_PWM0))
|
|
at91_set_B_periph(AT91_PIN_PB7, 1); /* enable PWM0 */
|
|
|
|
if (mask & (1 << AT91_PWM1))
|
|
at91_set_B_periph(AT91_PIN_PB8, 1); /* enable PWM1 */
|
|
|
|
if (mask & (1 << AT91_PWM2))
|
|
at91_set_B_periph(AT91_PIN_PC29, 1); /* enable PWM2 */
|
|
|
|
if (mask & (1 << AT91_PWM3))
|
|
at91_set_B_periph(AT91_PIN_PB29, 1); /* enable PWM3 */
|
|
|
|
pwm_mask = mask;
|
|
|
|
platform_device_register(&at91sam9263_pwm0_device);
|
|
}
|
|
#else
|
|
void __init at91_add_device_pwm(u32 mask) {}
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* SSC -- Synchronous Serial Controller
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_ATMEL_SSC) || defined(CONFIG_ATMEL_SSC_MODULE)
|
|
static u64 ssc0_dmamask = DMA_BIT_MASK(32);
|
|
|
|
static struct resource ssc0_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_SSC0,
|
|
.end = AT91SAM9263_BASE_SSC0 + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_SSC0,
|
|
.end = AT91SAM9263_ID_SSC0,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_ssc0_device = {
|
|
.name = "ssc",
|
|
.id = 0,
|
|
.dev = {
|
|
.dma_mask = &ssc0_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
},
|
|
.resource = ssc0_resources,
|
|
.num_resources = ARRAY_SIZE(ssc0_resources),
|
|
};
|
|
|
|
static inline void configure_ssc0_pins(unsigned pins)
|
|
{
|
|
if (pins & ATMEL_SSC_TF)
|
|
at91_set_B_periph(AT91_PIN_PB0, 1);
|
|
if (pins & ATMEL_SSC_TK)
|
|
at91_set_B_periph(AT91_PIN_PB1, 1);
|
|
if (pins & ATMEL_SSC_TD)
|
|
at91_set_B_periph(AT91_PIN_PB2, 1);
|
|
if (pins & ATMEL_SSC_RD)
|
|
at91_set_B_periph(AT91_PIN_PB3, 1);
|
|
if (pins & ATMEL_SSC_RK)
|
|
at91_set_B_periph(AT91_PIN_PB4, 1);
|
|
if (pins & ATMEL_SSC_RF)
|
|
at91_set_B_periph(AT91_PIN_PB5, 1);
|
|
}
|
|
|
|
static u64 ssc1_dmamask = DMA_BIT_MASK(32);
|
|
|
|
static struct resource ssc1_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_SSC1,
|
|
.end = AT91SAM9263_BASE_SSC1 + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_SSC1,
|
|
.end = AT91SAM9263_ID_SSC1,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device at91sam9263_ssc1_device = {
|
|
.name = "ssc",
|
|
.id = 1,
|
|
.dev = {
|
|
.dma_mask = &ssc1_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
},
|
|
.resource = ssc1_resources,
|
|
.num_resources = ARRAY_SIZE(ssc1_resources),
|
|
};
|
|
|
|
static inline void configure_ssc1_pins(unsigned pins)
|
|
{
|
|
if (pins & ATMEL_SSC_TF)
|
|
at91_set_A_periph(AT91_PIN_PB6, 1);
|
|
if (pins & ATMEL_SSC_TK)
|
|
at91_set_A_periph(AT91_PIN_PB7, 1);
|
|
if (pins & ATMEL_SSC_TD)
|
|
at91_set_A_periph(AT91_PIN_PB8, 1);
|
|
if (pins & ATMEL_SSC_RD)
|
|
at91_set_A_periph(AT91_PIN_PB9, 1);
|
|
if (pins & ATMEL_SSC_RK)
|
|
at91_set_A_periph(AT91_PIN_PB10, 1);
|
|
if (pins & ATMEL_SSC_RF)
|
|
at91_set_A_periph(AT91_PIN_PB11, 1);
|
|
}
|
|
|
|
/*
|
|
* SSC controllers are accessed through library code, instead of any
|
|
* kind of all-singing/all-dancing driver. For example one could be
|
|
* used by a particular I2S audio codec's driver, while another one
|
|
* on the same system might be used by a custom data capture driver.
|
|
*/
|
|
void __init at91_add_device_ssc(unsigned id, unsigned pins)
|
|
{
|
|
struct platform_device *pdev;
|
|
|
|
/*
|
|
* NOTE: caller is responsible for passing information matching
|
|
* "pins" to whatever will be using each particular controller.
|
|
*/
|
|
switch (id) {
|
|
case AT91SAM9263_ID_SSC0:
|
|
pdev = &at91sam9263_ssc0_device;
|
|
configure_ssc0_pins(pins);
|
|
break;
|
|
case AT91SAM9263_ID_SSC1:
|
|
pdev = &at91sam9263_ssc1_device;
|
|
configure_ssc1_pins(pins);
|
|
break;
|
|
default:
|
|
return;
|
|
}
|
|
|
|
platform_device_register(pdev);
|
|
}
|
|
|
|
#else
|
|
void __init at91_add_device_ssc(unsigned id, unsigned pins) {}
|
|
#endif
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* UART
|
|
* -------------------------------------------------------------------- */
|
|
|
|
#if defined(CONFIG_SERIAL_ATMEL)
|
|
|
|
static struct resource dbgu_resources[] = {
|
|
[0] = {
|
|
.start = AT91_BASE_SYS + AT91_DBGU,
|
|
.end = AT91_BASE_SYS + AT91_DBGU + SZ_512 - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91_ID_SYS,
|
|
.end = AT91_ID_SYS,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct atmel_uart_data dbgu_data = {
|
|
.use_dma_tx = 0,
|
|
.use_dma_rx = 0, /* DBGU not capable of receive DMA */
|
|
};
|
|
|
|
static u64 dbgu_dmamask = DMA_BIT_MASK(32);
|
|
|
|
static struct platform_device at91sam9263_dbgu_device = {
|
|
.name = "atmel_usart",
|
|
.id = 0,
|
|
.dev = {
|
|
.dma_mask = &dbgu_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = &dbgu_data,
|
|
},
|
|
.resource = dbgu_resources,
|
|
.num_resources = ARRAY_SIZE(dbgu_resources),
|
|
};
|
|
|
|
static inline void configure_dbgu_pins(void)
|
|
{
|
|
at91_set_A_periph(AT91_PIN_PC30, 0); /* DRXD */
|
|
at91_set_A_periph(AT91_PIN_PC31, 1); /* DTXD */
|
|
}
|
|
|
|
static struct resource uart0_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_US0,
|
|
.end = AT91SAM9263_BASE_US0 + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_US0,
|
|
.end = AT91SAM9263_ID_US0,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct atmel_uart_data uart0_data = {
|
|
.use_dma_tx = 1,
|
|
.use_dma_rx = 1,
|
|
};
|
|
|
|
static u64 uart0_dmamask = DMA_BIT_MASK(32);
|
|
|
|
static struct platform_device at91sam9263_uart0_device = {
|
|
.name = "atmel_usart",
|
|
.id = 1,
|
|
.dev = {
|
|
.dma_mask = &uart0_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = &uart0_data,
|
|
},
|
|
.resource = uart0_resources,
|
|
.num_resources = ARRAY_SIZE(uart0_resources),
|
|
};
|
|
|
|
static inline void configure_usart0_pins(unsigned pins)
|
|
{
|
|
at91_set_A_periph(AT91_PIN_PA26, 1); /* TXD0 */
|
|
at91_set_A_periph(AT91_PIN_PA27, 0); /* RXD0 */
|
|
|
|
if (pins & ATMEL_UART_RTS)
|
|
at91_set_A_periph(AT91_PIN_PA28, 0); /* RTS0 */
|
|
if (pins & ATMEL_UART_CTS)
|
|
at91_set_A_periph(AT91_PIN_PA29, 0); /* CTS0 */
|
|
}
|
|
|
|
static struct resource uart1_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_US1,
|
|
.end = AT91SAM9263_BASE_US1 + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_US1,
|
|
.end = AT91SAM9263_ID_US1,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct atmel_uart_data uart1_data = {
|
|
.use_dma_tx = 1,
|
|
.use_dma_rx = 1,
|
|
};
|
|
|
|
static u64 uart1_dmamask = DMA_BIT_MASK(32);
|
|
|
|
static struct platform_device at91sam9263_uart1_device = {
|
|
.name = "atmel_usart",
|
|
.id = 2,
|
|
.dev = {
|
|
.dma_mask = &uart1_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = &uart1_data,
|
|
},
|
|
.resource = uart1_resources,
|
|
.num_resources = ARRAY_SIZE(uart1_resources),
|
|
};
|
|
|
|
static inline void configure_usart1_pins(unsigned pins)
|
|
{
|
|
at91_set_A_periph(AT91_PIN_PD0, 1); /* TXD1 */
|
|
at91_set_A_periph(AT91_PIN_PD1, 0); /* RXD1 */
|
|
|
|
if (pins & ATMEL_UART_RTS)
|
|
at91_set_B_periph(AT91_PIN_PD7, 0); /* RTS1 */
|
|
if (pins & ATMEL_UART_CTS)
|
|
at91_set_B_periph(AT91_PIN_PD8, 0); /* CTS1 */
|
|
}
|
|
|
|
static struct resource uart2_resources[] = {
|
|
[0] = {
|
|
.start = AT91SAM9263_BASE_US2,
|
|
.end = AT91SAM9263_BASE_US2 + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = AT91SAM9263_ID_US2,
|
|
.end = AT91SAM9263_ID_US2,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct atmel_uart_data uart2_data = {
|
|
.use_dma_tx = 1,
|
|
.use_dma_rx = 1,
|
|
};
|
|
|
|
static u64 uart2_dmamask = DMA_BIT_MASK(32);
|
|
|
|
static struct platform_device at91sam9263_uart2_device = {
|
|
.name = "atmel_usart",
|
|
.id = 3,
|
|
.dev = {
|
|
.dma_mask = &uart2_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = &uart2_data,
|
|
},
|
|
.resource = uart2_resources,
|
|
.num_resources = ARRAY_SIZE(uart2_resources),
|
|
};
|
|
|
|
static inline void configure_usart2_pins(unsigned pins)
|
|
{
|
|
at91_set_A_periph(AT91_PIN_PD2, 1); /* TXD2 */
|
|
at91_set_A_periph(AT91_PIN_PD3, 0); /* RXD2 */
|
|
|
|
if (pins & ATMEL_UART_RTS)
|
|
at91_set_B_periph(AT91_PIN_PD5, 0); /* RTS2 */
|
|
if (pins & ATMEL_UART_CTS)
|
|
at91_set_B_periph(AT91_PIN_PD6, 0); /* CTS2 */
|
|
}
|
|
|
|
static struct platform_device *__initdata at91_uarts[ATMEL_MAX_UART]; /* the UARTs to use */
|
|
struct platform_device *atmel_default_console_device; /* the serial console device */
|
|
|
|
void __init at91_register_uart(unsigned id, unsigned portnr, unsigned pins)
|
|
{
|
|
struct platform_device *pdev;
|
|
struct atmel_uart_data *pdata;
|
|
|
|
switch (id) {
|
|
case 0: /* DBGU */
|
|
pdev = &at91sam9263_dbgu_device;
|
|
configure_dbgu_pins();
|
|
break;
|
|
case AT91SAM9263_ID_US0:
|
|
pdev = &at91sam9263_uart0_device;
|
|
configure_usart0_pins(pins);
|
|
break;
|
|
case AT91SAM9263_ID_US1:
|
|
pdev = &at91sam9263_uart1_device;
|
|
configure_usart1_pins(pins);
|
|
break;
|
|
case AT91SAM9263_ID_US2:
|
|
pdev = &at91sam9263_uart2_device;
|
|
configure_usart2_pins(pins);
|
|
break;
|
|
default:
|
|
return;
|
|
}
|
|
pdata = pdev->dev.platform_data;
|
|
pdata->num = portnr; /* update to mapped ID */
|
|
|
|
if (portnr < ATMEL_MAX_UART)
|
|
at91_uarts[portnr] = pdev;
|
|
}
|
|
|
|
void __init at91_set_serial_console(unsigned portnr)
|
|
{
|
|
if (portnr < ATMEL_MAX_UART) {
|
|
atmel_default_console_device = at91_uarts[portnr];
|
|
at91sam9263_set_console_clock(at91_uarts[portnr]->id);
|
|
}
|
|
}
|
|
|
|
void __init at91_add_device_serial(void)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < ATMEL_MAX_UART; i++) {
|
|
if (at91_uarts[i])
|
|
platform_device_register(at91_uarts[i]);
|
|
}
|
|
|
|
if (!atmel_default_console_device)
|
|
printk(KERN_INFO "AT91: No default serial console defined.\n");
|
|
}
|
|
#else
|
|
void __init at91_register_uart(unsigned id, unsigned portnr, unsigned pins) {}
|
|
void __init at91_set_serial_console(unsigned portnr) {}
|
|
void __init at91_add_device_serial(void) {}
|
|
#endif
|
|
|
|
|
|
/* -------------------------------------------------------------------- */
|
|
/*
|
|
* These devices are always present and don't need any board-specific
|
|
* setup.
|
|
*/
|
|
static int __init at91_add_standard_devices(void)
|
|
{
|
|
at91_add_device_rtt();
|
|
at91_add_device_watchdog();
|
|
at91_add_device_tc();
|
|
return 0;
|
|
}
|
|
|
|
arch_initcall(at91_add_standard_devices);
|