Currently when we enable/disable all Rx queues we do the following sequence for each Rx queue and then move to the next queue. 1. Enable/Disable the Rx queue via register write. 2. Read the configuration register to determine if the Rx queue was enabled/disabled successfully. In some cases enabling/disabling queue 0 fails because of step 2 above. Fix this by doing step 1 for all of the Rx queues and then step 2 for all of the Rx queues. Also, there are cases where we enable/disable a single queue (i.e. SR-IOV and XDP) so add a new function that does step 1 and 2 above with a read flush in between. This change also required a single Rx queue to be enabled/disabled with and without waiting for the change to propagate through hardware. Fix this by adding a boolean wait flag to the necessary functions. Also, add the keywords "one" and "all" to distinguish between enabling/disabling a single Rx queue and all Rx queues respectively. Signed-off-by: Brett Creeley <brett.creeley@intel.com> Tested-by: Andrew Bowers <andrewx.bowers@intel.com> Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
		
			
				
	
	
		
			34 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			34 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* SPDX-License-Identifier: GPL-2.0 */
 | |
| /* Copyright (c) 2019, Intel Corporation. */
 | |
| 
 | |
| #ifndef _ICE_BASE_H_
 | |
| #define _ICE_BASE_H_
 | |
| 
 | |
| #include "ice.h"
 | |
| 
 | |
| int ice_setup_rx_ctx(struct ice_ring *ring);
 | |
| int __ice_vsi_get_qs(struct ice_qs_cfg *qs_cfg);
 | |
| int
 | |
| ice_vsi_ctrl_one_rx_ring(struct ice_vsi *vsi, bool ena, u16 rxq_idx, bool wait);
 | |
| int ice_vsi_wait_one_rx_ring(struct ice_vsi *vsi, bool ena, u16 rxq_idx);
 | |
| int ice_vsi_alloc_q_vectors(struct ice_vsi *vsi);
 | |
| void ice_vsi_map_rings_to_vectors(struct ice_vsi *vsi);
 | |
| void ice_vsi_free_q_vectors(struct ice_vsi *vsi);
 | |
| int
 | |
| ice_vsi_cfg_txq(struct ice_vsi *vsi, struct ice_ring *ring,
 | |
| 		struct ice_aqc_add_tx_qgrp *qg_buf);
 | |
| void ice_cfg_itr(struct ice_hw *hw, struct ice_q_vector *q_vector);
 | |
| void
 | |
| ice_cfg_txq_interrupt(struct ice_vsi *vsi, u16 txq, u16 msix_idx, u16 itr_idx);
 | |
| void
 | |
| ice_cfg_rxq_interrupt(struct ice_vsi *vsi, u16 rxq, u16 msix_idx, u16 itr_idx);
 | |
| void ice_trigger_sw_intr(struct ice_hw *hw, struct ice_q_vector *q_vector);
 | |
| int
 | |
| ice_vsi_stop_tx_ring(struct ice_vsi *vsi, enum ice_disq_rst_src rst_src,
 | |
| 		     u16 rel_vmvf_num, struct ice_ring *ring,
 | |
| 		     struct ice_txq_meta *txq_meta);
 | |
| void
 | |
| ice_fill_txq_meta(struct ice_vsi *vsi, struct ice_ring *ring,
 | |
| 		  struct ice_txq_meta *txq_meta);
 | |
| #endif /* _ICE_BASE_H_ */
 |