bd0b9ac405
Most interrupt flow handlers do not use the irq argument. Those few which use it can retrieve the irq number from the irq descriptor. Remove the argument. Search and replace was done with coccinelle and some extra helper scripts around it. Thanks to Julia for her help! Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Cc: Julia Lawall <Julia.Lawall@lip6.fr> Cc: Jiang Liu <jiang.liu@linux.intel.com>
130 lines
2.8 KiB
C
130 lines
2.8 KiB
C
/*
|
|
* Routines common to most mpc85xx-based boards.
|
|
*
|
|
* This is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/of_irq.h>
|
|
#include <linux/of_platform.h>
|
|
|
|
#include <asm/qe.h>
|
|
#include <sysdev/cpm2_pic.h>
|
|
|
|
#include "mpc85xx.h"
|
|
|
|
static const struct of_device_id mpc85xx_common_ids[] __initconst = {
|
|
{ .type = "soc", },
|
|
{ .compatible = "soc", },
|
|
{ .compatible = "simple-bus", },
|
|
{ .name = "cpm", },
|
|
{ .name = "localbus", },
|
|
{ .compatible = "gianfar", },
|
|
{ .compatible = "fsl,qe", },
|
|
{ .compatible = "fsl,cpm2", },
|
|
{ .compatible = "fsl,srio", },
|
|
/* So that the DMA channel nodes can be probed individually: */
|
|
{ .compatible = "fsl,eloplus-dma", },
|
|
/* For the PMC driver */
|
|
{ .compatible = "fsl,mpc8548-guts", },
|
|
/* Probably unnecessary? */
|
|
{ .compatible = "gpio-leds", },
|
|
/* For all PCI controllers */
|
|
{ .compatible = "fsl,mpc8540-pci", },
|
|
{ .compatible = "fsl,mpc8548-pcie", },
|
|
{ .compatible = "fsl,p1022-pcie", },
|
|
{ .compatible = "fsl,p1010-pcie", },
|
|
{ .compatible = "fsl,p1023-pcie", },
|
|
{ .compatible = "fsl,p4080-pcie", },
|
|
{ .compatible = "fsl,qoriq-pcie-v2.4", },
|
|
{ .compatible = "fsl,qoriq-pcie-v2.3", },
|
|
{ .compatible = "fsl,qoriq-pcie-v2.2", },
|
|
{ .compatible = "fsl,fman", },
|
|
{},
|
|
};
|
|
|
|
int __init mpc85xx_common_publish_devices(void)
|
|
{
|
|
return of_platform_bus_probe(NULL, mpc85xx_common_ids, NULL);
|
|
}
|
|
#ifdef CONFIG_CPM2
|
|
static void cpm2_cascade(struct irq_desc *desc)
|
|
{
|
|
struct irq_chip *chip = irq_desc_get_chip(desc);
|
|
int cascade_irq;
|
|
|
|
while ((cascade_irq = cpm2_get_irq()) >= 0)
|
|
generic_handle_irq(cascade_irq);
|
|
|
|
chip->irq_eoi(&desc->irq_data);
|
|
}
|
|
|
|
|
|
void __init mpc85xx_cpm2_pic_init(void)
|
|
{
|
|
struct device_node *np;
|
|
int irq;
|
|
|
|
/* Setup CPM2 PIC */
|
|
np = of_find_compatible_node(NULL, NULL, "fsl,cpm2-pic");
|
|
if (np == NULL) {
|
|
printk(KERN_ERR "PIC init: can not find fsl,cpm2-pic node\n");
|
|
return;
|
|
}
|
|
irq = irq_of_parse_and_map(np, 0);
|
|
if (irq == NO_IRQ) {
|
|
of_node_put(np);
|
|
printk(KERN_ERR "PIC init: got no IRQ for cpm cascade\n");
|
|
return;
|
|
}
|
|
|
|
cpm2_pic_init(np);
|
|
of_node_put(np);
|
|
irq_set_chained_handler(irq, cpm2_cascade);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_QUICC_ENGINE
|
|
void __init mpc85xx_qe_init(void)
|
|
{
|
|
struct device_node *np;
|
|
|
|
np = of_find_compatible_node(NULL, NULL, "fsl,qe");
|
|
if (!np) {
|
|
np = of_find_node_by_name(NULL, "qe");
|
|
if (!np) {
|
|
pr_err("%s: Could not find Quicc Engine node\n",
|
|
__func__);
|
|
return;
|
|
}
|
|
}
|
|
|
|
if (!of_device_is_available(np)) {
|
|
of_node_put(np);
|
|
return;
|
|
}
|
|
|
|
qe_reset();
|
|
of_node_put(np);
|
|
|
|
}
|
|
|
|
void __init mpc85xx_qe_par_io_init(void)
|
|
{
|
|
struct device_node *np;
|
|
|
|
np = of_find_node_by_name(NULL, "par_io");
|
|
if (np) {
|
|
struct device_node *ucc;
|
|
|
|
par_io_init(np);
|
|
of_node_put(np);
|
|
|
|
for_each_node_by_name(ucc, "ucc")
|
|
par_io_of_config(ucc);
|
|
|
|
}
|
|
}
|
|
#endif
|