da32855219
->reset() currently only accesses HDMI core registers, and yet it is located in hdmi_phy*. Since no PHY registers are being accessed during ->reset(), it would be better to bring that function in hdmi core module where HDMI core registers are usually being accessed. This will also help for msm8x94 for which no PHY registers accesses are done (->phy_init == NULL) but the HDMI PHY reset from HDMI core still needs to be done. Note: SW_RESET_PLL bit is not written in hdmi_phy_8x60_reset(); this write should not affect anything if the corresponding field is not writable. Signed-off-by: Stephane Viau <sviau@codeaurora.org> [fixed warning about unused 'phy' in hpd_enable() while merging] Signed-off-by: Rob Clark <robdclark@gmail.com>
101 lines
2.6 KiB
C
101 lines
2.6 KiB
C
/*
|
|
* Copyright (C) 2013 Red Hat
|
|
* Author: Rob Clark <robdclark@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
* the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "hdmi.h"
|
|
|
|
struct hdmi_phy_8x74 {
|
|
struct hdmi_phy base;
|
|
void __iomem *mmio;
|
|
};
|
|
#define to_hdmi_phy_8x74(x) container_of(x, struct hdmi_phy_8x74, base)
|
|
|
|
|
|
static void phy_write(struct hdmi_phy_8x74 *phy, u32 reg, u32 data)
|
|
{
|
|
msm_writel(data, phy->mmio + reg);
|
|
}
|
|
|
|
//static u32 phy_read(struct hdmi_phy_8x74 *phy, u32 reg)
|
|
//{
|
|
// return msm_readl(phy->mmio + reg);
|
|
//}
|
|
|
|
static void hdmi_phy_8x74_destroy(struct hdmi_phy *phy)
|
|
{
|
|
struct hdmi_phy_8x74 *phy_8x74 = to_hdmi_phy_8x74(phy);
|
|
kfree(phy_8x74);
|
|
}
|
|
|
|
static void hdmi_phy_8x74_powerup(struct hdmi_phy *phy,
|
|
unsigned long int pixclock)
|
|
{
|
|
struct hdmi_phy_8x74 *phy_8x74 = to_hdmi_phy_8x74(phy);
|
|
|
|
phy_write(phy_8x74, REG_HDMI_8x74_ANA_CFG0, 0x1b);
|
|
phy_write(phy_8x74, REG_HDMI_8x74_ANA_CFG1, 0xf2);
|
|
phy_write(phy_8x74, REG_HDMI_8x74_BIST_CFG0, 0x0);
|
|
phy_write(phy_8x74, REG_HDMI_8x74_BIST_PATN0, 0x0);
|
|
phy_write(phy_8x74, REG_HDMI_8x74_BIST_PATN1, 0x0);
|
|
phy_write(phy_8x74, REG_HDMI_8x74_BIST_PATN2, 0x0);
|
|
phy_write(phy_8x74, REG_HDMI_8x74_BIST_PATN3, 0x0);
|
|
phy_write(phy_8x74, REG_HDMI_8x74_PD_CTRL1, 0x20);
|
|
}
|
|
|
|
static void hdmi_phy_8x74_powerdown(struct hdmi_phy *phy)
|
|
{
|
|
struct hdmi_phy_8x74 *phy_8x74 = to_hdmi_phy_8x74(phy);
|
|
phy_write(phy_8x74, REG_HDMI_8x74_PD_CTRL0, 0x7f);
|
|
}
|
|
|
|
static const struct hdmi_phy_funcs hdmi_phy_8x74_funcs = {
|
|
.destroy = hdmi_phy_8x74_destroy,
|
|
.powerup = hdmi_phy_8x74_powerup,
|
|
.powerdown = hdmi_phy_8x74_powerdown,
|
|
};
|
|
|
|
struct hdmi_phy *hdmi_phy_8x74_init(struct hdmi *hdmi)
|
|
{
|
|
struct hdmi_phy_8x74 *phy_8x74;
|
|
struct hdmi_phy *phy = NULL;
|
|
int ret;
|
|
|
|
phy_8x74 = kzalloc(sizeof(*phy_8x74), GFP_KERNEL);
|
|
if (!phy_8x74) {
|
|
ret = -ENOMEM;
|
|
goto fail;
|
|
}
|
|
|
|
phy = &phy_8x74->base;
|
|
|
|
phy->funcs = &hdmi_phy_8x74_funcs;
|
|
|
|
/* for 8x74, the phy mmio is mapped separately: */
|
|
phy_8x74->mmio = msm_ioremap(hdmi->pdev,
|
|
"phy_physical", "HDMI_8x74");
|
|
if (IS_ERR(phy_8x74->mmio)) {
|
|
ret = PTR_ERR(phy_8x74->mmio);
|
|
goto fail;
|
|
}
|
|
|
|
return phy;
|
|
|
|
fail:
|
|
if (phy)
|
|
hdmi_phy_8x74_destroy(phy);
|
|
return ERR_PTR(ret);
|
|
}
|