Tom St Denis 614c56111c drm/amd/amdgpu: Fix offset for SQ_DEBUG_STS_GLOBAL on gfx10 (v2) ...

Despite having different IP offsets the computed address of the register(s)
are the same between gfx7..gfx10.  This patch fixes the offset relative
to the GC block on gfx10.

(v2): SQ_DEBUG_STS_GLOBAL2 is 0x10 higher ...

Signed-off-by: Tom St Denis <tom.stdenis@amd.com>
Acked-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

2020-07-01 01:59:22 -04:00

..

gc_9_0_default.h

drm/amdgpu: remove some old gc 9.x registers

2017-12-13 17:28:08 -05:00

gc_9_0_offset.h

drm/amd/amdgpu: Fix SQ_DEBUG_STS_GLOBAL* registers

2020-07-01 01:59:21 -04:00

gc_9_0_sh_mask.h

drm/amd/amdgpu: Add SQ_DEBUG_STS_GLOBAL* registers/bits

2020-07-01 01:59:19 -04:00

gc_9_1_offset.h

drm/amd/amdgpu: Fix SQ_DEBUG_STS_GLOBAL* registers

2020-07-01 01:59:21 -04:00

gc_9_1_sh_mask.h

drm/amd/amdgpu: Add SQ_DEBUG_STS_GLOBAL* registers/bits

2020-07-01 01:59:19 -04:00

gc_9_2_1_offset.h

drm/amd/amdgpu: Fix SQ_DEBUG_STS_GLOBAL* registers

2020-07-01 01:59:21 -04:00

gc_9_2_1_sh_mask.h

drm/amd/amdgpu: Add SQ_DEBUG_STS_GLOBAL* registers/bits

2020-07-01 01:59:19 -04:00

gc_9_4_1_offset.h

drm/amdgpu: add EDC counter registers of gc for Arcturus

2020-01-22 16:36:22 -05:00

gc_9_4_1_sh_mask.h

drm/amdgpu: add EDC counter registers of gc for Arcturus

2020-01-22 16:36:22 -05:00

gc_10_1_0_default.h

drm/amdgpu: add GC 10.1 register headers (v4)

2019-06-20 15:54:35 -05:00

gc_10_1_0_offset.h

drm/amd/amdgpu: Fix offset for SQ_DEBUG_STS_GLOBAL on gfx10 (v2)

2020-07-01 01:59:22 -04:00

gc_10_1_0_sh_mask.h

drm/amd/amdgpu: Add SQ_DEBUG_STS_GLOBAL* registers/bits

2020-07-01 01:59:19 -04:00

gc_10_3_0_default.h

drm/amdgpu: add GC 10.3 header files (v2)

2020-06-03 13:51:54 -04:00

gc_10_3_0_offset.h

drm/amd/amdgpu: Fix offset for SQ_DEBUG_STS_GLOBAL on gfx10 (v2)

2020-07-01 01:59:22 -04:00

gc_10_3_0_sh_mask.h

drm/amd/amdgpu: Add SQ_DEBUG_STS_GLOBAL* registers/bits

2020-07-01 01:59:19 -04:00