forked from Minki/linux
77adf3f01b
All files in this driver directory contain the following notice:
See LICENSE.qla2xxx for copyright and licensing details.
LICENSE.qla2xxx can be found in Documentation/scsi/. The file contains:
- A copyright notice
This copyright notice is redundant as all files contain the same
copyright notice already
- A license notice
You may modify and redistribute the device driver code under the
GNU General Public License (a copy of which is attached hereto as
Exhibit A) published by the Free Software Foundation (version 2).
This can be replaced with the corresponding SPDX license identifier
(GPL-2.0-only) in the source files which reference this license
file.
- The full GPLv2 license text
A redundant copy of LICENSES/preferred/GPL-2.0
Remove the notices and add the SPDX license identifier GPL-2.0-only to the
source files.
Finally remove the now redundant LICENSE.qla2xxx file.
Reviewed-by: Richard Fontana <rfontana@redhat.com>
Reviewed-by: Jilayne Lovejoy <opensource@jilayne.com>
Reviewed-by: Alexios Zavras <alexios.zavras@intel.com>
Acked-by: Igor Russkikh <irusskikh@marvell.com>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Lukas Bulwahn <lukas.bulwahn@gmail.com>
Acked-by: Nilesh Javali <njavali@marvell.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
293 lines
7.8 KiB
C
293 lines
7.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* QLogic Fibre Channel HBA Driver
|
|
* Copyright (c) 2003-2014 QLogic Corporation
|
|
*/
|
|
#ifndef __QLA_BSG_H
|
|
#define __QLA_BSG_H
|
|
|
|
/* BSG Vendor specific commands */
|
|
#define QL_VND_LOOPBACK 0x01
|
|
#define QL_VND_A84_RESET 0x02
|
|
#define QL_VND_A84_UPDATE_FW 0x03
|
|
#define QL_VND_A84_MGMT_CMD 0x04
|
|
#define QL_VND_IIDMA 0x05
|
|
#define QL_VND_FCP_PRIO_CFG_CMD 0x06
|
|
#define QL_VND_READ_FLASH 0x07
|
|
#define QL_VND_UPDATE_FLASH 0x08
|
|
#define QL_VND_SET_FRU_VERSION 0x0B
|
|
#define QL_VND_READ_FRU_STATUS 0x0C
|
|
#define QL_VND_WRITE_FRU_STATUS 0x0D
|
|
#define QL_VND_DIAG_IO_CMD 0x0A
|
|
#define QL_VND_WRITE_I2C 0x10
|
|
#define QL_VND_READ_I2C 0x11
|
|
#define QL_VND_FX00_MGMT_CMD 0x12
|
|
#define QL_VND_SERDES_OP 0x13
|
|
#define QL_VND_SERDES_OP_EX 0x14
|
|
#define QL_VND_GET_FLASH_UPDATE_CAPS 0x15
|
|
#define QL_VND_SET_FLASH_UPDATE_CAPS 0x16
|
|
#define QL_VND_GET_BBCR_DATA 0x17
|
|
#define QL_VND_GET_PRIV_STATS 0x18
|
|
#define QL_VND_DPORT_DIAGNOSTICS 0x19
|
|
#define QL_VND_GET_PRIV_STATS_EX 0x1A
|
|
#define QL_VND_SS_GET_FLASH_IMAGE_STATUS 0x1E
|
|
|
|
/* BSG Vendor specific subcode returns */
|
|
#define EXT_STATUS_OK 0
|
|
#define EXT_STATUS_ERR 1
|
|
#define EXT_STATUS_BUSY 2
|
|
#define EXT_STATUS_INVALID_PARAM 6
|
|
#define EXT_STATUS_DATA_OVERRUN 7
|
|
#define EXT_STATUS_DATA_UNDERRUN 8
|
|
#define EXT_STATUS_MAILBOX 11
|
|
#define EXT_STATUS_NO_MEMORY 17
|
|
#define EXT_STATUS_DEVICE_OFFLINE 22
|
|
|
|
/*
|
|
* To support bidirectional iocb
|
|
* BSG Vendor specific returns
|
|
*/
|
|
#define EXT_STATUS_NOT_SUPPORTED 27
|
|
#define EXT_STATUS_INVALID_CFG 28
|
|
#define EXT_STATUS_DMA_ERR 29
|
|
#define EXT_STATUS_TIMEOUT 30
|
|
#define EXT_STATUS_THREAD_FAILED 31
|
|
#define EXT_STATUS_DATA_CMP_FAILED 32
|
|
|
|
/* BSG definations for interpreting CommandSent field */
|
|
#define INT_DEF_LB_LOOPBACK_CMD 0
|
|
#define INT_DEF_LB_ECHO_CMD 1
|
|
|
|
/* Loopback related definations */
|
|
#define INTERNAL_LOOPBACK 0xF1
|
|
#define EXTERNAL_LOOPBACK 0xF2
|
|
#define ENABLE_INTERNAL_LOOPBACK 0x02
|
|
#define ENABLE_EXTERNAL_LOOPBACK 0x04
|
|
#define INTERNAL_LOOPBACK_MASK 0x000E
|
|
#define MAX_ELS_FRAME_PAYLOAD 252
|
|
#define ELS_OPCODE_BYTE 0x10
|
|
|
|
/* BSG Vendor specific definations */
|
|
#define A84_ISSUE_WRITE_TYPE_CMD 0
|
|
#define A84_ISSUE_READ_TYPE_CMD 1
|
|
#define A84_CLEANUP_CMD 2
|
|
#define A84_ISSUE_RESET_OP_FW 3
|
|
#define A84_ISSUE_RESET_DIAG_FW 4
|
|
#define A84_ISSUE_UPDATE_OPFW_CMD 5
|
|
#define A84_ISSUE_UPDATE_DIAGFW_CMD 6
|
|
|
|
struct qla84_mgmt_param {
|
|
union {
|
|
struct {
|
|
uint32_t start_addr;
|
|
} mem; /* for QLA84_MGMT_READ/WRITE_MEM */
|
|
struct {
|
|
uint32_t id;
|
|
#define QLA84_MGMT_CONFIG_ID_UIF 1
|
|
#define QLA84_MGMT_CONFIG_ID_FCOE_COS 2
|
|
#define QLA84_MGMT_CONFIG_ID_PAUSE 3
|
|
#define QLA84_MGMT_CONFIG_ID_TIMEOUTS 4
|
|
|
|
uint32_t param0;
|
|
uint32_t param1;
|
|
} config; /* for QLA84_MGMT_CHNG_CONFIG */
|
|
|
|
struct {
|
|
uint32_t type;
|
|
#define QLA84_MGMT_INFO_CONFIG_LOG_DATA 1 /* Get Config Log Data */
|
|
#define QLA84_MGMT_INFO_LOG_DATA 2 /* Get Log Data */
|
|
#define QLA84_MGMT_INFO_PORT_STAT 3 /* Get Port Statistics */
|
|
#define QLA84_MGMT_INFO_LIF_STAT 4 /* Get LIF Statistics */
|
|
#define QLA84_MGMT_INFO_ASIC_STAT 5 /* Get ASIC Statistics */
|
|
#define QLA84_MGMT_INFO_CONFIG_PARAMS 6 /* Get Config Parameters */
|
|
#define QLA84_MGMT_INFO_PANIC_LOG 7 /* Get Panic Log */
|
|
|
|
uint32_t context;
|
|
/*
|
|
* context definitions for QLA84_MGMT_INFO_CONFIG_LOG_DATA
|
|
*/
|
|
#define IC_LOG_DATA_LOG_ID_DEBUG_LOG 0
|
|
#define IC_LOG_DATA_LOG_ID_LEARN_LOG 1
|
|
#define IC_LOG_DATA_LOG_ID_FC_ACL_INGRESS_LOG 2
|
|
#define IC_LOG_DATA_LOG_ID_FC_ACL_EGRESS_LOG 3
|
|
#define IC_LOG_DATA_LOG_ID_ETHERNET_ACL_INGRESS_LOG 4
|
|
#define IC_LOG_DATA_LOG_ID_ETHERNET_ACL_EGRESS_LOG 5
|
|
#define IC_LOG_DATA_LOG_ID_MESSAGE_TRANSMIT_LOG 6
|
|
#define IC_LOG_DATA_LOG_ID_MESSAGE_RECEIVE_LOG 7
|
|
#define IC_LOG_DATA_LOG_ID_LINK_EVENT_LOG 8
|
|
#define IC_LOG_DATA_LOG_ID_DCX_LOG 9
|
|
|
|
/*
|
|
* context definitions for QLA84_MGMT_INFO_PORT_STAT
|
|
*/
|
|
#define IC_PORT_STATISTICS_PORT_NUMBER_ETHERNET_PORT0 0
|
|
#define IC_PORT_STATISTICS_PORT_NUMBER_ETHERNET_PORT1 1
|
|
#define IC_PORT_STATISTICS_PORT_NUMBER_NSL_PORT0 2
|
|
#define IC_PORT_STATISTICS_PORT_NUMBER_NSL_PORT1 3
|
|
#define IC_PORT_STATISTICS_PORT_NUMBER_FC_PORT0 4
|
|
#define IC_PORT_STATISTICS_PORT_NUMBER_FC_PORT1 5
|
|
|
|
|
|
/*
|
|
* context definitions for QLA84_MGMT_INFO_LIF_STAT
|
|
*/
|
|
#define IC_LIF_STATISTICS_LIF_NUMBER_ETHERNET_PORT0 0
|
|
#define IC_LIF_STATISTICS_LIF_NUMBER_ETHERNET_PORT1 1
|
|
#define IC_LIF_STATISTICS_LIF_NUMBER_FC_PORT0 2
|
|
#define IC_LIF_STATISTICS_LIF_NUMBER_FC_PORT1 3
|
|
#define IC_LIF_STATISTICS_LIF_NUMBER_CPU 6
|
|
|
|
} info; /* for QLA84_MGMT_GET_INFO */
|
|
} u;
|
|
};
|
|
|
|
struct qla84_msg_mgmt {
|
|
uint16_t cmd;
|
|
#define QLA84_MGMT_READ_MEM 0x00
|
|
#define QLA84_MGMT_WRITE_MEM 0x01
|
|
#define QLA84_MGMT_CHNG_CONFIG 0x02
|
|
#define QLA84_MGMT_GET_INFO 0x03
|
|
uint16_t rsrvd;
|
|
struct qla84_mgmt_param mgmtp;/* parameters for cmd */
|
|
uint32_t len; /* bytes in payload following this struct */
|
|
uint8_t payload[0]; /* payload for cmd */
|
|
};
|
|
|
|
struct qla_bsg_a84_mgmt {
|
|
struct qla84_msg_mgmt mgmt;
|
|
} __attribute__ ((packed));
|
|
|
|
struct qla_scsi_addr {
|
|
uint16_t bus;
|
|
uint16_t target;
|
|
} __attribute__ ((packed));
|
|
|
|
struct qla_ext_dest_addr {
|
|
union {
|
|
uint8_t wwnn[8];
|
|
uint8_t wwpn[8];
|
|
uint8_t id[4];
|
|
struct qla_scsi_addr scsi_addr;
|
|
} dest_addr;
|
|
uint16_t dest_type;
|
|
#define EXT_DEF_TYPE_WWPN 2
|
|
uint16_t lun;
|
|
uint16_t padding[2];
|
|
} __attribute__ ((packed));
|
|
|
|
struct qla_port_param {
|
|
struct qla_ext_dest_addr fc_scsi_addr;
|
|
uint16_t mode;
|
|
uint16_t speed;
|
|
} __attribute__ ((packed));
|
|
|
|
|
|
/* FRU VPD */
|
|
|
|
#define MAX_FRU_SIZE 36
|
|
|
|
struct qla_field_address {
|
|
uint16_t offset;
|
|
uint16_t device;
|
|
uint16_t option;
|
|
} __packed;
|
|
|
|
struct qla_field_info {
|
|
uint8_t version[MAX_FRU_SIZE];
|
|
} __packed;
|
|
|
|
struct qla_image_version {
|
|
struct qla_field_address field_address;
|
|
struct qla_field_info field_info;
|
|
} __packed;
|
|
|
|
struct qla_image_version_list {
|
|
uint32_t count;
|
|
struct qla_image_version version[0];
|
|
} __packed;
|
|
|
|
struct qla_status_reg {
|
|
struct qla_field_address field_address;
|
|
uint8_t status_reg;
|
|
uint8_t reserved[7];
|
|
} __packed;
|
|
|
|
struct qla_i2c_access {
|
|
uint16_t device;
|
|
uint16_t offset;
|
|
uint16_t option;
|
|
uint16_t length;
|
|
uint8_t buffer[0x40];
|
|
} __packed;
|
|
|
|
/* 26xx serdes register interface */
|
|
|
|
/* serdes reg commands */
|
|
#define INT_SC_SERDES_READ_REG 1
|
|
#define INT_SC_SERDES_WRITE_REG 2
|
|
|
|
struct qla_serdes_reg {
|
|
uint16_t cmd;
|
|
uint16_t addr;
|
|
uint16_t val;
|
|
} __packed;
|
|
|
|
struct qla_serdes_reg_ex {
|
|
uint16_t cmd;
|
|
uint32_t addr;
|
|
uint32_t val;
|
|
} __packed;
|
|
|
|
struct qla_flash_update_caps {
|
|
uint64_t capabilities;
|
|
uint32_t outage_duration;
|
|
uint8_t reserved[20];
|
|
} __packed;
|
|
|
|
/* BB_CR Status */
|
|
#define QLA_BBCR_STATUS_DISABLED 0
|
|
#define QLA_BBCR_STATUS_ENABLED 1
|
|
#define QLA_BBCR_STATUS_UNKNOWN 2
|
|
|
|
/* BB_CR State */
|
|
#define QLA_BBCR_STATE_OFFLINE 0
|
|
#define QLA_BBCR_STATE_ONLINE 1
|
|
|
|
/* BB_CR Offline Reason Code */
|
|
#define QLA_BBCR_REASON_PORT_SPEED 1
|
|
#define QLA_BBCR_REASON_PEER_PORT 2
|
|
#define QLA_BBCR_REASON_SWITCH 3
|
|
#define QLA_BBCR_REASON_LOGIN_REJECT 4
|
|
|
|
struct qla_bbcr_data {
|
|
uint8_t status; /* 1 - enabled, 0 - Disabled */
|
|
uint8_t state; /* 1 - online, 0 - offline */
|
|
uint8_t configured_bbscn; /* 0-15 */
|
|
uint8_t negotiated_bbscn; /* 0-15 */
|
|
uint8_t offline_reason_code;
|
|
uint16_t mbx1; /* Port state */
|
|
uint8_t reserved[9];
|
|
} __packed;
|
|
|
|
struct qla_dport_diag {
|
|
uint16_t options;
|
|
uint32_t buf[16];
|
|
uint8_t unused[62];
|
|
} __packed;
|
|
|
|
/* D_Port options */
|
|
#define QLA_DPORT_RESULT 0x0
|
|
#define QLA_DPORT_START 0x2
|
|
|
|
/* active images in flash */
|
|
struct qla_active_regions {
|
|
uint8_t global_image;
|
|
uint8_t board_config;
|
|
uint8_t vpd_nvram;
|
|
uint8_t npiv_config_0_1;
|
|
uint8_t npiv_config_2_3;
|
|
uint8_t reserved[32];
|
|
} __packed;
|
|
|
|
#endif
|