forked from Minki/linux
3cb06b30e4
----------- - Add multiple pinctrl configurations to STiH407 - Enable devices using pins only at board level - Add HW RNG device nodes to STiH407 family - Fix MMC0 clock configuration on STiH418 - Fix interrupt related bindings on STiH407 -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJWDQTZAAoJEMo4jShGhw+JTnAQANy0dV32jlmxyhjZNBkz56Ri JS4DL/kGAhlAtV+zzxhw31AMNJrL8JiBYA8mVANfXSAizQNqUnSz378fUVbb1+LS BjX1UoWiT5+ZUpf6uBQfEPZRfxe+iuc2mFfmx8vL/KbueCAikBXqCIo/7Ow490H7 shpQTa1M2vTeqX9+OMuFEyOuxuyL3+Qj4iSmpfLSjPWWscJ5WaUeQtNRpZ08o+NQ RhmxMPacUTDmD8vRnnVsZWiF5/c2MjfpCYQalWKPM4nuyyRQkaXRVkk+jzIwzwh7 fzH7sR3fu0ZIqWLt9CjugcbzTk46abaGp/UDLM8TK9/fziVwM5vcHO2kmcxm0FIm FJLY4X5lZ+7v/Y5IxCPws9G5mI6KqDGOxe+X3Di5GRRT2TKqXvRkS+fUUZ3J9qRl kOwLf5/dJ/cH7w3DUH2GEFJEVZeu3jeElcIQFiqEordZrkobN+2uZOH9IJHnqXqd dmCpw6f0SM2GDDYKqjYQNc7wF+zoVrSvo64Aq6L8BmwIn/+RyKqW5TPb/v/TSpWU V7gvJ6cwHMWKn4+JREmpQR19mjftUEy6kNYH/KW4CUK1QNh6635otFIu4S1d/Nzm Kg8jcwH7D+in/fobm3fcELnFdZa6RpLiMn6nA61qyC84+u5m9wcOsqb5Ge/JzlK9 nK6xjOPZQ0JfJVdxyPH2 =jDta -----END PGP SIGNATURE----- Merge tag 'sti-dt-for-v4.4-1' of https://git.kernel.org/pub/scm/linux/kernel/git/mcoquelin/sti into next/dt Merge "STi DT changes for v4.4, round 1" from Maxime Coquelin: Highlights: ----------- - Add multiple pinctrl configurations to STiH407 - Enable devices using pins only at board level - Add HW RNG device nodes to STiH407 family - Fix MMC0 clock configuration on STiH418 - Fix interrupt related bindings on STiH407 * tag 'sti-dt-for-v4.4-1' of https://git.kernel.org/pub/scm/linux/kernel/git/mcoquelin/sti: ARM: STi: STiH407: Enable the 2 HW Random Number Generators for STiH4{07, 10} ARM: DT: STi: STiH418: Fix mmc0 clock configuration ARM: STi: DT: STiH407: Rename incorrect interrupt related binding ARM: STi: STiH407: Add spi default pinctrl groups. ARM: DT: STiH407: Add RMII pinctrl support ARM: DT: STiH407: Add pinconfig for IRB UHF and IRB TX ARM: DT: STiH407: Add SD pinctrl config for mmc0 controller ARM: DT: STiH407: Add systrace pin configuration ARM: DT: STiH407: Add NAND flash controller pin configuration ARM: DT: STiH407: Add SPI FSM (NOR Flash) Controller pin config ARM: DT: STiH407: Add serial3 pinctrl configuration ARM: DT: STiH407: Add SPI 3 wire and 4 wire pinctrl configs ARM: STi: DT: STiH407: Add i2c3 alternate pin configs ARM: STi: DT: STiH407: Add a cec0 pin definition ARM: dts: stih410: Enable USB2.0 and related PHY nodes at board level ARM: dts: stih407/410: Tidy up display nodes ARM: dts: stih407: Enable PWM nodes only board level
137 lines
3.8 KiB
Plaintext
137 lines
3.8 KiB
Plaintext
/*
|
|
* Copyright (C) 2015 STMicroelectronics Limited.
|
|
* Author: Gabriel Fernandez <gabriel.fernandez@linaro.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* publishhed by the Free Software Foundation.
|
|
*/
|
|
#include "stih407-clock.dtsi"
|
|
#include "stih407-family.dtsi"
|
|
/ {
|
|
soc {
|
|
sti-display-subsystem {
|
|
compatible = "st,sti-display-subsystem";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
assigned-clocks = <&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_flexgen CLK_PIX_MAIN_DISP>,
|
|
<&clk_s_d2_flexgen CLK_PIX_AUX_DISP>,
|
|
<&clk_s_d2_flexgen CLK_PIX_GDP1>,
|
|
<&clk_s_d2_flexgen CLK_PIX_GDP2>,
|
|
<&clk_s_d2_flexgen CLK_PIX_GDP3>,
|
|
<&clk_s_d2_flexgen CLK_PIX_GDP4>;
|
|
|
|
assigned-clock-parents = <0>,
|
|
<0>,
|
|
<&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_quadfs 0>;
|
|
|
|
assigned-clock-rates = <297000000>, <297000000>;
|
|
|
|
ranges;
|
|
|
|
sti-compositor@9d11000 {
|
|
compatible = "st,stih407-compositor";
|
|
reg = <0x9d11000 0x1000>;
|
|
|
|
clock-names = "compo_main",
|
|
"compo_aux",
|
|
"pix_main",
|
|
"pix_aux",
|
|
"pix_gdp1",
|
|
"pix_gdp2",
|
|
"pix_gdp3",
|
|
"pix_gdp4",
|
|
"main_parent",
|
|
"aux_parent";
|
|
|
|
clocks = <&clk_s_c0_flexgen CLK_COMPO_DVP>,
|
|
<&clk_s_c0_flexgen CLK_COMPO_DVP>,
|
|
<&clk_s_d2_flexgen CLK_PIX_MAIN_DISP>,
|
|
<&clk_s_d2_flexgen CLK_PIX_AUX_DISP>,
|
|
<&clk_s_d2_flexgen CLK_PIX_GDP1>,
|
|
<&clk_s_d2_flexgen CLK_PIX_GDP2>,
|
|
<&clk_s_d2_flexgen CLK_PIX_GDP3>,
|
|
<&clk_s_d2_flexgen CLK_PIX_GDP4>,
|
|
<&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_quadfs 1>;
|
|
|
|
reset-names = "compo-main", "compo-aux";
|
|
resets = <&softreset STIH407_COMPO_SOFTRESET>,
|
|
<&softreset STIH407_COMPO_SOFTRESET>;
|
|
st,vtg = <&vtg_main>, <&vtg_aux>;
|
|
};
|
|
|
|
sti-tvout@8d08000 {
|
|
compatible = "st,stih407-tvout";
|
|
reg = <0x8d08000 0x1000>;
|
|
reg-names = "tvout-reg";
|
|
reset-names = "tvout";
|
|
resets = <&softreset STIH407_HDTVOUT_SOFTRESET>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
assigned-clocks = <&clk_s_d2_flexgen CLK_PIX_HDMI>,
|
|
<&clk_s_d2_flexgen CLK_TMDS_HDMI>,
|
|
<&clk_s_d2_flexgen CLK_REF_HDMIPHY>,
|
|
<&clk_s_d0_flexgen CLK_PCM_0>,
|
|
<&clk_s_d2_flexgen CLK_PIX_HDDAC>,
|
|
<&clk_s_d2_flexgen CLK_HDDAC>;
|
|
|
|
assigned-clock-parents = <&clk_s_d2_quadfs 0>,
|
|
<&clk_tmdsout_hdmi>,
|
|
<&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d0_quadfs 0>,
|
|
<&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_quadfs 0>;
|
|
};
|
|
|
|
sti-hdmi@8d04000 {
|
|
compatible = "st,stih407-hdmi";
|
|
reg = <0x8d04000 0x1000>;
|
|
reg-names = "hdmi-reg";
|
|
interrupts = <GIC_SPI 106 IRQ_TYPE_NONE>;
|
|
interrupt-names = "irq";
|
|
clock-names = "pix",
|
|
"tmds",
|
|
"phy",
|
|
"audio",
|
|
"main_parent",
|
|
"aux_parent";
|
|
|
|
clocks = <&clk_s_d2_flexgen CLK_PIX_HDMI>,
|
|
<&clk_s_d2_flexgen CLK_TMDS_HDMI>,
|
|
<&clk_s_d2_flexgen CLK_REF_HDMIPHY>,
|
|
<&clk_s_d0_flexgen CLK_PCM_0>,
|
|
<&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_quadfs 1>;
|
|
|
|
hdmi,hpd-gpio = <&pio5 3>;
|
|
reset-names = "hdmi";
|
|
resets = <&softreset STIH407_HDMI_TX_PHY_SOFTRESET>;
|
|
ddc = <&hdmiddc>;
|
|
};
|
|
|
|
sti-hda@8d02000 {
|
|
compatible = "st,stih407-hda";
|
|
reg = <0x8d02000 0x400>, <0x92b0120 0x4>;
|
|
reg-names = "hda-reg", "video-dacs-ctrl";
|
|
clock-names = "pix",
|
|
"hddac",
|
|
"main_parent",
|
|
"aux_parent";
|
|
clocks = <&clk_s_d2_flexgen CLK_PIX_HDDAC>,
|
|
<&clk_s_d2_flexgen CLK_HDDAC>,
|
|
<&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_quadfs 1>;
|
|
};
|
|
};
|
|
};
|
|
};
|