forked from Minki/linux
981b178964
The interconnect (ICN) clock is required for functional working of
MMC on some ST platforms. When not supplied it can result in
broken MMC and the following output:
[ 13.916949] mmc0: Timeout waiting for hardware interrupt.
[ 13.922349] sdhci: =========== REGISTER DUMP (mmc0)===========
[ 13.928175] sdhci: Sys addr: 0x00000000 | Version: 0x00001002
[ 13.933999] sdhci: Blk size: 0x00007040 | Blk cnt: 0x00000001
[ 13.939825] sdhci: Argument: 0x00fffff0 | Trn mode: 0x00000013
[ 13.945650] sdhci: Present: 0x1fff0206 | Host ctl: 0x00000011
[ 13.951475] sdhci: Power: 0x0000000f | Blk gap: 0x00000080
[ 13.957300] sdhci: Wake-up: 0x00000000 | Clock: 0x00003f07
[ 13.963126] sdhci: Timeout: 0x00000004 | Int stat: 0x00000000
[ 13.968952] sdhci: Int enab: 0x02ff008b | Sig enab: 0x02ff008b
[ 13.974777] sdhci: AC12 err: 0x00000000 | Slot int: 0x00000000
[ 13.980602] sdhci: Caps: 0x21ed3281 | Caps_1: 0x00000000
[ 13.986428] sdhci: Cmd: 0x0000063a | Max curr: 0x00000000
[ 13.992252] sdhci: Host ctl2: 0x00000000
[ 13.996166] sdhci: ADMA Err: 0x00000000 | ADMA Ptr: 0x7c048200
[ 14.001990] sdhci: ===========================================
[ 14.009802] mmc0: Got data interrupt 0x02000000 even though no data operation was in progress.
Signed-off-by: Lee Jones <lee.jones@linaro.org>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
114 lines
3.7 KiB
Plaintext
114 lines
3.7 KiB
Plaintext
* STMicroelectronics sdhci-st MMC/SD controller
|
|
|
|
This file documents the differences between the core properties in
|
|
Documentation/devicetree/bindings/mmc/mmc.txt and the properties
|
|
used by the sdhci-st driver.
|
|
|
|
Required properties:
|
|
- compatible: Must be "st,sdhci" and it can be compatible to "st,sdhci-stih407"
|
|
to set the internal glue logic used for configuring the MMC
|
|
subsystem (mmcss) inside the FlashSS (available in STiH407 SoC
|
|
family).
|
|
|
|
- clock-names: Should be "mmc" and "icn". (NB: The latter is not compulsory)
|
|
See: Documentation/devicetree/bindings/resource-names.txt
|
|
- clocks: Phandle to the clock.
|
|
See: Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
|
|
- interrupts: One mmc interrupt should be described here.
|
|
- interrupt-names: Should be "mmcirq".
|
|
|
|
- pinctrl-names: A pinctrl state names "default" must be defined.
|
|
- pinctrl-0: Phandle referencing pin configuration of the sd/emmc controller.
|
|
See: Documentation/devicetree/bindings/pinctrl/pinctrl-binding.txt
|
|
|
|
- reg: This must provide the host controller base address and it can also
|
|
contain the FlashSS Top register for TX/RX delay used by the driver
|
|
to configure DLL inside the flashSS, if so reg-names must also be
|
|
specified.
|
|
|
|
Optional properties:
|
|
- reg-names: Should be "mmc" and "top-mmc-delay". "top-mmc-delay" is optional
|
|
for eMMC on stih407 family silicon to configure DLL inside FlashSS.
|
|
|
|
- non-removable: Non-removable slot. Also used for configuring mmcss in STiH407 SoC
|
|
family.
|
|
See: Documentation/devicetree/bindings/mmc/mmc.txt.
|
|
|
|
- bus-width: Number of data lines.
|
|
See: Documentation/devicetree/bindings/mmc/mmc.txt.
|
|
|
|
- max-frequency: Can be 200MHz, 100Mz or 50MHz (default) and used for
|
|
configuring the CCONFIG3 in the mmcss.
|
|
See: Documentation/devicetree/bindings/mmc/mmc.txt.
|
|
|
|
- resets: Phandle and reset specifier pair to softreset line of HC IP.
|
|
See: Documentation/devicetree/bindings/reset/reset.txt
|
|
|
|
- vqmmc-supply: Phandle to the regulator dt node, mentioned as the vcc/vdd
|
|
supply in eMMC/SD specs.
|
|
|
|
- sd-uhs-sdr50: To enable the SDR50 in the mmcss.
|
|
See: Documentation/devicetree/bindings/mmc/mmc.txt.
|
|
|
|
- sd-uhs-sdr104: To enable the SDR104 in the mmcss.
|
|
See: Documentation/devicetree/bindings/mmc/mmc.txt.
|
|
|
|
- sd-uhs-ddr50: To enable the DDR50 in the mmcss.
|
|
See: Documentation/devicetree/bindings/mmc/mmc.txt.
|
|
|
|
Example:
|
|
|
|
/* Example stih416e eMMC configuration */
|
|
|
|
mmc0: sdhci@fe81e000 {
|
|
compatible = "st,sdhci";
|
|
status = "disabled";
|
|
reg = <0xfe81e000 0x1000>;
|
|
interrupts = <GIC_SPI 127 IRQ_TYPE_NONE>;
|
|
interrupt-names = "mmcirq";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_mmc0>;
|
|
clock-names = "mmc";
|
|
clocks = <&clk_s_a1_ls 1>;
|
|
bus-width = <8>
|
|
|
|
/* Example SD stih407 family configuration */
|
|
|
|
mmc1: sdhci@09080000 {
|
|
compatible = "st,sdhci-stih407", "st,sdhci";
|
|
status = "disabled";
|
|
reg = <0x09080000 0x7ff>;
|
|
reg-names = "mmc";
|
|
interrupts = <GIC_SPI 90 IRQ_TYPE_NONE>;
|
|
interrupt-names = "mmcirq";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_sd1>;
|
|
clock-names = "mmc";
|
|
clocks = <&clk_s_c0_flexgen CLK_MMC_1>;
|
|
resets = <&softreset STIH407_MMC1_SOFTRESET>;
|
|
bus-width = <4>;
|
|
};
|
|
|
|
/* Example eMMC stih407 family configuration */
|
|
|
|
mmc0: sdhci@09060000 {
|
|
compatible = "st,sdhci-stih407", "st,sdhci";
|
|
status = "disabled";
|
|
reg = <0x09060000 0x7ff>, <0x9061008 0x20>;
|
|
reg-names = "mmc", "top-mmc-delay";
|
|
interrupts = <GIC_SPI 92 IRQ_TYPE_NONE>;
|
|
interrupt-names = "mmcirq";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_mmc0>;
|
|
clock-names = "mmc";
|
|
clocks = <&clk_s_c0_flexgen CLK_MMC_0>;
|
|
vqmmc-supply = <&vmmc_reg>;
|
|
max-frequency = <200000000>;
|
|
bus-width = <8>;
|
|
non-removable;
|
|
sd-uhs-sdr50;
|
|
sd-uhs-sdr104;
|
|
sd-uhs-ddr50;
|
|
};
|