Geert Uytterhoeven 8ffe93a5b2 ARM: dts: r8a7791: Add L2 cache-controller node ... Add a device node for the L2 cache, and link the CPU nodes to it. The L2 cache for the Cortex-A15 CPU cores is 1 MiB large (organized as 64 KiB x 16 ways). Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>		2016-02-19 14:52:22 +09:00
..
bootp
compressed	ARM: add UEFI stub support	2015-12-14 10:38:21 +01:00
dts	ARM: dts: r8a7791: Add L2 cache-controller node	2016-02-19 14:52:22 +09:00
.gitignore
install.sh
Makefile