69f1d1a6ac
* 'next/devel' of ssh://master.kernel.org/pub/scm/linux/kernel/git/arm/linux-arm-soc: (128 commits) ARM: S5P64X0: External Interrupt Support ARM: EXYNOS4: Enable MFC on Samsung NURI ARM: EXYNOS4: Enable MFC on universal_c210 ARM: S5PV210: Enable MFC on Goni ARM: S5P: Add support for MFC device ARM: EXYNOS4: Add support FIMD on SMDKC210 ARM: EXYNOS4: Add platform device and helper functions for FIMD ARM: EXYNOS4: Add resource definition for FIMD ARM: EXYNOS4: Change devname for FIMD clkdev ARM: SAMSUNG: Add IRQ_I2S0 definition ARM: SAMSUNG: Add platform device for idma ARM: EXYNOS4: Add more registers to be saved and restored for PM ARM: EXYNOS4: Add more register addresses of CMU ARM: EXYNOS4: Add platform device for dwmci driver ARM: EXYNOS4: configure rtc-s3c on NURI ARM: EXYNOS4: configure MAX8903 secondary charger on NURI ARM: EXYNOS4: configure ADC on NURI ARM: EXYNOS4: configure MAX17042 fuel gauge on NURI ARM: EXYNOS4: configure regulators and PMIC(MAX8997) on NURI ARM: EXYNOS4: Increase NR_IRQS for devices with more IRQs ... Fix up tons of silly conflicts: - arch/arm/mach-davinci/include/mach/psc.h - arch/arm/mach-exynos4/Kconfig - arch/arm/mach-exynos4/mach-smdkc210.c - arch/arm/mach-exynos4/pm.c - arch/arm/mach-imx/mm-imx1.c - arch/arm/mach-imx/mm-imx21.c - arch/arm/mach-imx/mm-imx25.c - arch/arm/mach-imx/mm-imx27.c - arch/arm/mach-imx/mm-imx31.c - arch/arm/mach-imx/mm-imx35.c - arch/arm/mach-mx5/mm.c - arch/arm/mach-s5pv210/mach-goni.c - arch/arm/mm/Kconfig
111 lines
3.2 KiB
C
111 lines
3.2 KiB
C
/*
|
|
* Copyright (C) 1999,2000 Arm Limited
|
|
* Copyright (C) 2000 Deep Blue Solutions Ltd
|
|
* Copyright (C) 2002 Shane Nay (shane@minirl.com)
|
|
* Copyright 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
* - add MX31 specific definitions
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <linux/mm.h>
|
|
#include <linux/init.h>
|
|
#include <linux/err.h>
|
|
|
|
#include <asm/pgtable.h>
|
|
#include <asm/mach/map.h>
|
|
#include <asm/hardware/cache-l2x0.h>
|
|
|
|
#include <mach/common.h>
|
|
#include <mach/devices-common.h>
|
|
#include <mach/hardware.h>
|
|
#include <mach/iomux-v3.h>
|
|
#include <mach/irqs.h>
|
|
|
|
static struct map_desc mx35_io_desc[] __initdata = {
|
|
imx_map_entry(MX35, X_MEMC, MT_DEVICE),
|
|
imx_map_entry(MX35, AVIC, MT_DEVICE_NONSHARED),
|
|
imx_map_entry(MX35, AIPS1, MT_DEVICE_NONSHARED),
|
|
imx_map_entry(MX35, AIPS2, MT_DEVICE_NONSHARED),
|
|
imx_map_entry(MX35, SPBA0, MT_DEVICE_NONSHARED),
|
|
};
|
|
|
|
void __init mx35_map_io(void)
|
|
{
|
|
iotable_init(mx35_io_desc, ARRAY_SIZE(mx35_io_desc));
|
|
}
|
|
|
|
void __init imx35_init_early(void)
|
|
{
|
|
mxc_set_cpu_type(MXC_CPU_MX35);
|
|
mxc_iomux_v3_init(MX35_IO_ADDRESS(MX35_IOMUXC_BASE_ADDR));
|
|
mxc_arch_reset_init(MX35_IO_ADDRESS(MX35_WDOG_BASE_ADDR));
|
|
}
|
|
|
|
void __init mx35_init_irq(void)
|
|
{
|
|
mxc_init_irq(MX35_IO_ADDRESS(MX35_AVIC_BASE_ADDR));
|
|
}
|
|
|
|
static struct sdma_script_start_addrs imx35_to1_sdma_script __initdata = {
|
|
.ap_2_ap_addr = 642,
|
|
.uart_2_mcu_addr = 817,
|
|
.mcu_2_app_addr = 747,
|
|
.uartsh_2_mcu_addr = 1183,
|
|
.per_2_shp_addr = 1033,
|
|
.mcu_2_shp_addr = 961,
|
|
.ata_2_mcu_addr = 1333,
|
|
.mcu_2_ata_addr = 1252,
|
|
.app_2_mcu_addr = 683,
|
|
.shp_2_per_addr = 1111,
|
|
.shp_2_mcu_addr = 892,
|
|
};
|
|
|
|
static struct sdma_script_start_addrs imx35_to2_sdma_script __initdata = {
|
|
.ap_2_ap_addr = 729,
|
|
.uart_2_mcu_addr = 904,
|
|
.per_2_app_addr = 1597,
|
|
.mcu_2_app_addr = 834,
|
|
.uartsh_2_mcu_addr = 1270,
|
|
.per_2_shp_addr = 1120,
|
|
.mcu_2_shp_addr = 1048,
|
|
.ata_2_mcu_addr = 1429,
|
|
.mcu_2_ata_addr = 1339,
|
|
.app_2_per_addr = 1531,
|
|
.app_2_mcu_addr = 770,
|
|
.shp_2_per_addr = 1198,
|
|
.shp_2_mcu_addr = 979,
|
|
};
|
|
|
|
static struct sdma_platform_data imx35_sdma_pdata __initdata = {
|
|
.sdma_version = 2,
|
|
.fw_name = "sdma-imx35-to2.bin",
|
|
.script_addrs = &imx35_to2_sdma_script,
|
|
};
|
|
|
|
void __init imx35_soc_init(void)
|
|
{
|
|
int to_version = mx35_revision() >> 4;
|
|
|
|
/* i.mx35 has the i.mx31 type gpio */
|
|
mxc_register_gpio("imx31-gpio", 0, MX35_GPIO1_BASE_ADDR, SZ_16K, MX35_INT_GPIO1, 0);
|
|
mxc_register_gpio("imx31-gpio", 1, MX35_GPIO2_BASE_ADDR, SZ_16K, MX35_INT_GPIO2, 0);
|
|
mxc_register_gpio("imx31-gpio", 2, MX35_GPIO3_BASE_ADDR, SZ_16K, MX35_INT_GPIO3, 0);
|
|
|
|
if (to_version == 1) {
|
|
strncpy(imx35_sdma_pdata.fw_name, "sdma-imx35-to1.bin",
|
|
strlen(imx35_sdma_pdata.fw_name));
|
|
imx35_sdma_pdata.script_addrs = &imx35_to1_sdma_script;
|
|
}
|
|
|
|
imx_add_imx_sdma(MX35_SDMA_BASE_ADDR, MX35_INT_SDMA, &imx35_sdma_pdata);
|
|
}
|