d7e5fcd2e7
The namespace of NVKM is being changed to nvkm_ instead of nouveau_, which will be used for the DRM part of the driver. This is being done in order to make it very clear as to what part of the driver a given symbol belongs to, and as a minor step towards splitting the DRM driver out to be able to stand on its own (for virt). Because there's already a large amount of churn here anyway, this is as good a time as any to also switch to NVIDIA's device and chipset naming to ease collaboration with them. A comparison of objdump disassemblies proves no code changes. Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
170 lines
4.2 KiB
C
170 lines
4.2 KiB
C
/*
|
|
* Copyright 2012 Red Hat Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors: Ben Skeggs
|
|
*/
|
|
#include "priv.h"
|
|
|
|
#include <core/device.h>
|
|
#include <core/option.h>
|
|
|
|
static inline void
|
|
nvkm_mc_unk260(struct nvkm_mc *pmc, u32 data)
|
|
{
|
|
const struct nvkm_mc_oclass *impl = (void *)nv_oclass(pmc);
|
|
if (impl->unk260)
|
|
impl->unk260(pmc, data);
|
|
}
|
|
|
|
static inline u32
|
|
nvkm_mc_intr_mask(struct nvkm_mc *pmc)
|
|
{
|
|
u32 intr = nv_rd32(pmc, 0x000100);
|
|
if (intr == 0xffffffff) /* likely fallen off the bus */
|
|
intr = 0x00000000;
|
|
return intr;
|
|
}
|
|
|
|
static irqreturn_t
|
|
nvkm_mc_intr(int irq, void *arg)
|
|
{
|
|
struct nvkm_mc *pmc = arg;
|
|
const struct nvkm_mc_oclass *oclass = (void *)nv_object(pmc)->oclass;
|
|
const struct nvkm_mc_intr *map = oclass->intr;
|
|
struct nvkm_subdev *unit;
|
|
u32 intr;
|
|
|
|
nv_wr32(pmc, 0x000140, 0x00000000);
|
|
nv_rd32(pmc, 0x000140);
|
|
intr = nvkm_mc_intr_mask(pmc);
|
|
if (pmc->use_msi)
|
|
oclass->msi_rearm(pmc);
|
|
|
|
if (intr) {
|
|
u32 stat = intr = nvkm_mc_intr_mask(pmc);
|
|
while (map->stat) {
|
|
if (intr & map->stat) {
|
|
unit = nvkm_subdev(pmc, map->unit);
|
|
if (unit && unit->intr)
|
|
unit->intr(unit);
|
|
stat &= ~map->stat;
|
|
}
|
|
map++;
|
|
}
|
|
|
|
if (stat)
|
|
nv_error(pmc, "unknown intr 0x%08x\n", stat);
|
|
}
|
|
|
|
nv_wr32(pmc, 0x000140, 0x00000001);
|
|
return intr ? IRQ_HANDLED : IRQ_NONE;
|
|
}
|
|
|
|
int
|
|
_nvkm_mc_fini(struct nvkm_object *object, bool suspend)
|
|
{
|
|
struct nvkm_mc *pmc = (void *)object;
|
|
nv_wr32(pmc, 0x000140, 0x00000000);
|
|
return nvkm_subdev_fini(&pmc->base, suspend);
|
|
}
|
|
|
|
int
|
|
_nvkm_mc_init(struct nvkm_object *object)
|
|
{
|
|
struct nvkm_mc *pmc = (void *)object;
|
|
int ret = nvkm_subdev_init(&pmc->base);
|
|
if (ret)
|
|
return ret;
|
|
nv_wr32(pmc, 0x000140, 0x00000001);
|
|
return 0;
|
|
}
|
|
|
|
void
|
|
_nvkm_mc_dtor(struct nvkm_object *object)
|
|
{
|
|
struct nvkm_device *device = nv_device(object);
|
|
struct nvkm_mc *pmc = (void *)object;
|
|
free_irq(pmc->irq, pmc);
|
|
if (pmc->use_msi)
|
|
pci_disable_msi(device->pdev);
|
|
nvkm_subdev_destroy(&pmc->base);
|
|
}
|
|
|
|
int
|
|
nvkm_mc_create_(struct nvkm_object *parent, struct nvkm_object *engine,
|
|
struct nvkm_oclass *bclass, int length, void **pobject)
|
|
{
|
|
const struct nvkm_mc_oclass *oclass = (void *)bclass;
|
|
struct nvkm_device *device = nv_device(parent);
|
|
struct nvkm_mc *pmc;
|
|
int ret;
|
|
|
|
ret = nvkm_subdev_create_(parent, engine, bclass, 0, "PMC",
|
|
"master", length, pobject);
|
|
pmc = *pobject;
|
|
if (ret)
|
|
return ret;
|
|
|
|
pmc->unk260 = nvkm_mc_unk260;
|
|
|
|
if (nv_device_is_pci(device)) {
|
|
switch (device->pdev->device & 0x0ff0) {
|
|
case 0x00f0:
|
|
case 0x02e0:
|
|
/* BR02? NFI how these would be handled yet exactly */
|
|
break;
|
|
default:
|
|
switch (device->chipset) {
|
|
case 0xaa:
|
|
/* reported broken, nv also disable it */
|
|
break;
|
|
default:
|
|
pmc->use_msi = true;
|
|
break;
|
|
}
|
|
}
|
|
|
|
pmc->use_msi = nvkm_boolopt(device->cfgopt, "NvMSI",
|
|
pmc->use_msi);
|
|
|
|
if (pmc->use_msi && oclass->msi_rearm) {
|
|
pmc->use_msi = pci_enable_msi(device->pdev) == 0;
|
|
if (pmc->use_msi) {
|
|
nv_info(pmc, "MSI interrupts enabled\n");
|
|
oclass->msi_rearm(pmc);
|
|
}
|
|
} else {
|
|
pmc->use_msi = false;
|
|
}
|
|
}
|
|
|
|
ret = nv_device_get_irq(device, true);
|
|
if (ret < 0)
|
|
return ret;
|
|
pmc->irq = ret;
|
|
|
|
ret = request_irq(pmc->irq, nvkm_mc_intr, IRQF_SHARED, "nvkm", pmc);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
return 0;
|
|
}
|