Files
linux/drivers/gpu/drm
Chris Park 83bb503275 drm/amd/display: Correct Slice reset calculation
[Why]
Once DSC slice cannot fit pixel clock, we incorrectly
reset min slices to 0 and allow max slice to operate,
even when max slice itself cannot fit the pixel clock
properly.

[How]
Change the sequence such that we correctly determine
DSC is not possible when both min slices and max
slices cannot fit pixel clock per slice.

Reviewed-by: Wenjing Liu <Wenjing.Liu@amd.com>
Acked-by: Alex Hung <alex.hung@amd.com>
Signed-off-by: Chris Park <Chris.Park@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2022-03-31 23:05:53 -04:00
..
2022-02-07 16:35:35 -08:00
2021-08-10 20:14:01 +02:00
2022-03-15 15:01:12 -04:00
2022-02-07 16:35:35 -08:00
2021-08-10 20:14:01 +02:00
2021-08-02 10:19:43 +02:00
2021-08-02 10:19:43 +02:00
2022-02-07 16:35:35 -08:00
2021-08-02 10:19:43 +02:00
2021-08-02 10:19:43 +02:00
2021-11-30 09:41:28 +01:00
2021-08-02 10:19:43 +02:00
2021-10-01 15:55:47 +02:00
2021-11-30 09:41:28 +01:00
2022-02-07 16:35:35 -08:00
2021-08-19 09:02:55 +09:00
2021-08-02 10:19:43 +02:00
2021-08-10 20:14:01 +02:00
2021-08-02 10:19:43 +02:00