forked from Minki/linux
3d6ad46021
Update intc tables and platform data to use one linux irq per maskable interrupt source instead of keeping the one-to-one mapping between vectors and linux irqs. This fixes potential irq masking issues for sh7760 hardware blocks such as DMAC/TMU2/REF. Signed-off-by: Magnus Damm <damm@igel.co.jp> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
87 lines
2.5 KiB
Plaintext
87 lines
2.5 KiB
Plaintext
menu "DMA support"
|
|
|
|
config SH_DMA_API
|
|
bool
|
|
|
|
config SH_DMA
|
|
bool "SuperH on-chip DMA controller (DMAC) support"
|
|
depends on CPU_SH3 || CPU_SH4
|
|
select SH_DMA_API
|
|
default n
|
|
|
|
config SH_DMA_IRQ_MULTI
|
|
bool
|
|
depends on SH_DMA
|
|
default y if CPU_SUBTYPE_SH7750 || CPU_SUBTYPE_SH7751 || \
|
|
CPU_SUBTYPE_SH7750S || CPU_SUBTYPE_SH7750R || \
|
|
CPU_SUBTYPE_SH7751R || CPU_SUBTYPE_SH7091 || \
|
|
CPU_SUBTYPE_SH7763 || CPU_SUBTYPE_SH7764 || \
|
|
CPU_SUBTYPE_SH7780 || CPU_SUBTYPE_SH7785 || \
|
|
CPU_SUBTYPE_SH7760
|
|
|
|
config NR_ONCHIP_DMA_CHANNELS
|
|
int
|
|
depends on SH_DMA
|
|
default "4" if CPU_SUBTYPE_SH7750 || CPU_SUBTYPE_SH7751 || \
|
|
CPU_SUBTYPE_SH7750S || CPU_SUBTYPE_SH7091
|
|
default "8" if CPU_SUBTYPE_SH7750R || CPU_SUBTYPE_SH7751R || \
|
|
CPU_SUBTYPE_SH7760
|
|
default "12" if CPU_SUBTYPE_SH7723 || CPU_SUBTYPE_SH7780 || \
|
|
CPU_SUBTYPE_SH7785
|
|
default "6"
|
|
help
|
|
This allows you to specify the number of channels that the on-chip
|
|
DMAC supports. This will be 4 for SH7091/SH7750/SH7751 and 8 for the
|
|
SH7750R/SH7751R.
|
|
|
|
config NR_DMA_CHANNELS_BOOL
|
|
depends on SH_DMA
|
|
bool "Override default number of maximum DMA channels"
|
|
help
|
|
This allows you to forcibly update the maximum number of supported
|
|
DMA channels for a given board. If this is unset, this will default
|
|
to the number of channels that the on-chip DMAC has.
|
|
|
|
config NR_DMA_CHANNELS
|
|
int "Maximum number of DMA channels"
|
|
depends on SH_DMA && NR_DMA_CHANNELS_BOOL
|
|
default NR_ONCHIP_DMA_CHANNELS
|
|
help
|
|
This allows you to specify the maximum number of DMA channels to
|
|
support. Setting this to a higher value allows for cascading DMACs
|
|
with additional channels.
|
|
|
|
config SH_DMABRG
|
|
bool "SH7760 DMABRG support"
|
|
depends on CPU_SUBTYPE_SH7760
|
|
help
|
|
The DMABRG does data transfers from main memory to Audio/USB units
|
|
of the SH7760.
|
|
Say Y if you want to use Audio/USB DMA on your SH7760 board.
|
|
|
|
config PVR2_DMA
|
|
tristate "PowerVR 2 DMAC support"
|
|
depends on SH_DREAMCAST && SH_DMA
|
|
help
|
|
Selecting this will enable support for the PVR2 DMA controller.
|
|
As this chains off of the on-chip DMAC, that must also be
|
|
enabled by default.
|
|
|
|
This is primarily used by the pvr2fb framebuffer driver for
|
|
certain optimizations, but is not necessary for functionality.
|
|
|
|
If in doubt, say N.
|
|
|
|
config G2_DMA
|
|
tristate "G2 Bus DMA support"
|
|
depends on SH_DREAMCAST
|
|
select SH_DMA_API
|
|
help
|
|
This enables support for the DMA controller for the Dreamcast's
|
|
G2 bus. Drivers that want this will generally enable this on
|
|
their own.
|
|
|
|
If in doubt, say N.
|
|
|
|
endmenu
|