forked from Minki/linux
c9312209aa
Conflicts: arch/arm/mach-exynos4/clock.c arch/arm/mach-s5p64x0/clock-s5p6440.c arch/arm/mach-s5p64x0/clock-s5p6450.c arch/arm/mach-s5pc100/clock.c arch/arm/mach-s5pv210/clock.c
594 lines
14 KiB
C
594 lines
14 KiB
C
/* linux/arch/arm/mach-s5p64x0/clock-s5p6440.c
|
|
*
|
|
* Copyright (c) 2009-2010 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* S5P6440 - Clock support
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/module.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/list.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/err.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/sysdev.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <mach/hardware.h>
|
|
#include <mach/map.h>
|
|
#include <mach/regs-clock.h>
|
|
#include <mach/s5p64x0-clock.h>
|
|
|
|
#include <plat/cpu-freq.h>
|
|
#include <plat/clock.h>
|
|
#include <plat/cpu.h>
|
|
#include <plat/pll.h>
|
|
#include <plat/s5p-clock.h>
|
|
#include <plat/clock-clksrc.h>
|
|
#include <plat/s5p6440.h>
|
|
|
|
static u32 epll_div[][5] = {
|
|
{ 36000000, 0, 48, 1, 4 },
|
|
{ 48000000, 0, 32, 1, 3 },
|
|
{ 60000000, 0, 40, 1, 3 },
|
|
{ 72000000, 0, 48, 1, 3 },
|
|
{ 84000000, 0, 28, 1, 2 },
|
|
{ 96000000, 0, 32, 1, 2 },
|
|
{ 32768000, 45264, 43, 1, 4 },
|
|
{ 45158000, 6903, 30, 1, 3 },
|
|
{ 49152000, 50332, 32, 1, 3 },
|
|
{ 67738000, 10398, 45, 1, 3 },
|
|
{ 73728000, 9961, 49, 1, 3 }
|
|
};
|
|
|
|
static int s5p6440_epll_set_rate(struct clk *clk, unsigned long rate)
|
|
{
|
|
unsigned int epll_con, epll_con_k;
|
|
unsigned int i;
|
|
|
|
if (clk->rate == rate) /* Return if nothing changed */
|
|
return 0;
|
|
|
|
epll_con = __raw_readl(S5P64X0_EPLL_CON);
|
|
epll_con_k = __raw_readl(S5P64X0_EPLL_CON_K);
|
|
|
|
epll_con_k &= ~(PLL90XX_KDIV_MASK);
|
|
epll_con &= ~(PLL90XX_MDIV_MASK | PLL90XX_PDIV_MASK | PLL90XX_SDIV_MASK);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(epll_div); i++) {
|
|
if (epll_div[i][0] == rate) {
|
|
epll_con_k |= (epll_div[i][1] << PLL90XX_KDIV_SHIFT);
|
|
epll_con |= (epll_div[i][2] << PLL90XX_MDIV_SHIFT) |
|
|
(epll_div[i][3] << PLL90XX_PDIV_SHIFT) |
|
|
(epll_div[i][4] << PLL90XX_SDIV_SHIFT);
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (i == ARRAY_SIZE(epll_div)) {
|
|
printk(KERN_ERR "%s: Invalid Clock EPLL Frequency\n", __func__);
|
|
return -EINVAL;
|
|
}
|
|
|
|
__raw_writel(epll_con, S5P64X0_EPLL_CON);
|
|
__raw_writel(epll_con_k, S5P64X0_EPLL_CON_K);
|
|
|
|
printk(KERN_WARNING "EPLL Rate changes from %lu to %lu\n",
|
|
clk->rate, rate);
|
|
|
|
clk->rate = rate;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct clk_ops s5p6440_epll_ops = {
|
|
.get_rate = s5p_epll_get_rate,
|
|
.set_rate = s5p6440_epll_set_rate,
|
|
};
|
|
|
|
static struct clksrc_clk clk_hclk = {
|
|
.clk = {
|
|
.name = "clk_hclk",
|
|
.parent = &clk_armclk.clk,
|
|
},
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV0, .shift = 8, .size = 4 },
|
|
};
|
|
|
|
static struct clksrc_clk clk_pclk = {
|
|
.clk = {
|
|
.name = "clk_pclk",
|
|
.parent = &clk_hclk.clk,
|
|
},
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV0, .shift = 12, .size = 4 },
|
|
};
|
|
static struct clksrc_clk clk_hclk_low = {
|
|
.clk = {
|
|
.name = "clk_hclk_low",
|
|
},
|
|
.sources = &clkset_hclk_low,
|
|
.reg_src = { .reg = S5P64X0_SYS_OTHERS, .shift = 6, .size = 1 },
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV3, .shift = 8, .size = 4 },
|
|
};
|
|
|
|
static struct clksrc_clk clk_pclk_low = {
|
|
.clk = {
|
|
.name = "clk_pclk_low",
|
|
.parent = &clk_hclk_low.clk,
|
|
},
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV3, .shift = 12, .size = 4 },
|
|
};
|
|
|
|
/*
|
|
* The following clocks will be disabled during clock initialization. It is
|
|
* recommended to keep the following clocks disabled until the driver requests
|
|
* for enabling the clock.
|
|
*/
|
|
static struct clk init_clocks_off[] = {
|
|
{
|
|
.name = "nand",
|
|
.parent = &clk_hclk.clk,
|
|
.enable = s5p64x0_mem_ctrl,
|
|
.ctrlbit = (1 << 2),
|
|
}, {
|
|
.name = "post",
|
|
.parent = &clk_hclk_low.clk,
|
|
.enable = s5p64x0_hclk0_ctrl,
|
|
.ctrlbit = (1 << 5)
|
|
}, {
|
|
.name = "2d",
|
|
.parent = &clk_hclk.clk,
|
|
.enable = s5p64x0_hclk0_ctrl,
|
|
.ctrlbit = (1 << 8),
|
|
}, {
|
|
.name = "dma",
|
|
.devname = "dma-pl330",
|
|
.parent = &clk_hclk_low.clk,
|
|
.enable = s5p64x0_hclk0_ctrl,
|
|
.ctrlbit = (1 << 12),
|
|
}, {
|
|
.name = "hsmmc",
|
|
.devname = "s3c-sdhci.0",
|
|
.parent = &clk_hclk_low.clk,
|
|
.enable = s5p64x0_hclk0_ctrl,
|
|
.ctrlbit = (1 << 17),
|
|
}, {
|
|
.name = "hsmmc",
|
|
.devname = "s3c-sdhci.1",
|
|
.parent = &clk_hclk_low.clk,
|
|
.enable = s5p64x0_hclk0_ctrl,
|
|
.ctrlbit = (1 << 18),
|
|
}, {
|
|
.name = "hsmmc",
|
|
.devname = "s3c-sdhci.2",
|
|
.parent = &clk_hclk_low.clk,
|
|
.enable = s5p64x0_hclk0_ctrl,
|
|
.ctrlbit = (1 << 19),
|
|
}, {
|
|
.name = "otg",
|
|
.parent = &clk_hclk_low.clk,
|
|
.enable = s5p64x0_hclk0_ctrl,
|
|
.ctrlbit = (1 << 20)
|
|
}, {
|
|
.name = "irom",
|
|
.parent = &clk_hclk.clk,
|
|
.enable = s5p64x0_hclk0_ctrl,
|
|
.ctrlbit = (1 << 25),
|
|
}, {
|
|
.name = "lcd",
|
|
.parent = &clk_hclk_low.clk,
|
|
.enable = s5p64x0_hclk1_ctrl,
|
|
.ctrlbit = (1 << 1),
|
|
}, {
|
|
.name = "hclk_fimgvg",
|
|
.parent = &clk_hclk.clk,
|
|
.enable = s5p64x0_hclk1_ctrl,
|
|
.ctrlbit = (1 << 2),
|
|
}, {
|
|
.name = "tsi",
|
|
.parent = &clk_hclk_low.clk,
|
|
.enable = s5p64x0_hclk1_ctrl,
|
|
.ctrlbit = (1 << 0),
|
|
}, {
|
|
.name = "watchdog",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 5),
|
|
}, {
|
|
.name = "rtc",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 6),
|
|
}, {
|
|
.name = "timers",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 7),
|
|
}, {
|
|
.name = "pcm",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 8),
|
|
}, {
|
|
.name = "adc",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 12),
|
|
}, {
|
|
.name = "i2c",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 17),
|
|
}, {
|
|
.name = "spi",
|
|
.devname = "s3c64xx-spi.0",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 21),
|
|
}, {
|
|
.name = "spi",
|
|
.devname = "s3c64xx-spi.1",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 22),
|
|
}, {
|
|
.name = "gps",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 25),
|
|
}, {
|
|
.name = "iis",
|
|
.devname = "samsung-i2s.0",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 26),
|
|
}, {
|
|
.name = "dsim",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 28),
|
|
}, {
|
|
.name = "etm",
|
|
.parent = &clk_pclk.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 29),
|
|
}, {
|
|
.name = "dmc0",
|
|
.parent = &clk_pclk.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 30),
|
|
}, {
|
|
.name = "pclk_fimgvg",
|
|
.parent = &clk_pclk.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 31),
|
|
}, {
|
|
.name = "sclk_spi_48",
|
|
.devname = "s3c64xx-spi.0",
|
|
.parent = &clk_48m,
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
.ctrlbit = (1 << 22),
|
|
}, {
|
|
.name = "sclk_spi_48",
|
|
.devname = "s3c64xx-spi.1",
|
|
.parent = &clk_48m,
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
.ctrlbit = (1 << 23),
|
|
}, {
|
|
.name = "mmc_48m",
|
|
.devname = "s3c-sdhci.0",
|
|
.parent = &clk_48m,
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
.ctrlbit = (1 << 27),
|
|
}, {
|
|
.name = "mmc_48m",
|
|
.devname = "s3c-sdhci.1",
|
|
.parent = &clk_48m,
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
.ctrlbit = (1 << 28),
|
|
}, {
|
|
.name = "mmc_48m",
|
|
.devname = "s3c-sdhci.2",
|
|
.parent = &clk_48m,
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
.ctrlbit = (1 << 29),
|
|
},
|
|
};
|
|
|
|
/*
|
|
* The following clocks will be enabled during clock initialization.
|
|
*/
|
|
static struct clk init_clocks[] = {
|
|
{
|
|
.name = "intc",
|
|
.parent = &clk_hclk.clk,
|
|
.enable = s5p64x0_hclk0_ctrl,
|
|
.ctrlbit = (1 << 1),
|
|
}, {
|
|
.name = "mem",
|
|
.parent = &clk_hclk.clk,
|
|
.enable = s5p64x0_hclk0_ctrl,
|
|
.ctrlbit = (1 << 21),
|
|
}, {
|
|
.name = "uart",
|
|
.devname = "s3c6400-uart.0",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 1),
|
|
}, {
|
|
.name = "uart",
|
|
.devname = "s3c6400-uart.1",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 2),
|
|
}, {
|
|
.name = "uart",
|
|
.devname = "s3c6400-uart.2",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 3),
|
|
}, {
|
|
.name = "uart",
|
|
.devname = "s3c6400-uart.3",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 4),
|
|
}, {
|
|
.name = "gpio",
|
|
.parent = &clk_pclk_low.clk,
|
|
.enable = s5p64x0_pclk_ctrl,
|
|
.ctrlbit = (1 << 18),
|
|
},
|
|
};
|
|
|
|
static struct clk clk_iis_cd_v40 = {
|
|
.name = "iis_cdclk_v40",
|
|
};
|
|
|
|
static struct clk clk_pcm_cd = {
|
|
.name = "pcm_cdclk",
|
|
};
|
|
|
|
static struct clk *clkset_group1_list[] = {
|
|
&clk_mout_epll.clk,
|
|
&clk_dout_mpll.clk,
|
|
&clk_fin_epll,
|
|
};
|
|
|
|
static struct clksrc_sources clkset_group1 = {
|
|
.sources = clkset_group1_list,
|
|
.nr_sources = ARRAY_SIZE(clkset_group1_list),
|
|
};
|
|
|
|
static struct clk *clkset_uart_list[] = {
|
|
&clk_mout_epll.clk,
|
|
&clk_dout_mpll.clk,
|
|
};
|
|
|
|
static struct clksrc_sources clkset_uart = {
|
|
.sources = clkset_uart_list,
|
|
.nr_sources = ARRAY_SIZE(clkset_uart_list),
|
|
};
|
|
|
|
static struct clk *clkset_audio_list[] = {
|
|
&clk_mout_epll.clk,
|
|
&clk_dout_mpll.clk,
|
|
&clk_fin_epll,
|
|
&clk_iis_cd_v40,
|
|
&clk_pcm_cd,
|
|
};
|
|
|
|
static struct clksrc_sources clkset_audio = {
|
|
.sources = clkset_audio_list,
|
|
.nr_sources = ARRAY_SIZE(clkset_audio_list),
|
|
};
|
|
|
|
static struct clksrc_clk clksrcs[] = {
|
|
{
|
|
.clk = {
|
|
.name = "sclk_mmc",
|
|
.devname = "s3c-sdhci.0",
|
|
.ctrlbit = (1 << 24),
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
},
|
|
.sources = &clkset_group1,
|
|
.reg_src = { .reg = S5P64X0_CLK_SRC0, .shift = 18, .size = 2 },
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV1, .shift = 0, .size = 4 },
|
|
}, {
|
|
.clk = {
|
|
.name = "sclk_mmc",
|
|
.devname = "s3c-sdhci.1",
|
|
.ctrlbit = (1 << 25),
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
},
|
|
.sources = &clkset_group1,
|
|
.reg_src = { .reg = S5P64X0_CLK_SRC0, .shift = 20, .size = 2 },
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV1, .shift = 4, .size = 4 },
|
|
}, {
|
|
.clk = {
|
|
.name = "sclk_mmc",
|
|
.devname = "s3c-sdhci.2",
|
|
.ctrlbit = (1 << 26),
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
},
|
|
.sources = &clkset_group1,
|
|
.reg_src = { .reg = S5P64X0_CLK_SRC0, .shift = 22, .size = 2 },
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV1, .shift = 8, .size = 4 },
|
|
}, {
|
|
.clk = {
|
|
.name = "uclk1",
|
|
.ctrlbit = (1 << 5),
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
},
|
|
.sources = &clkset_uart,
|
|
.reg_src = { .reg = S5P64X0_CLK_SRC0, .shift = 13, .size = 1 },
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV2, .shift = 16, .size = 4 },
|
|
}, {
|
|
.clk = {
|
|
.name = "sclk_spi",
|
|
.devname = "s3c64xx-spi.0",
|
|
.ctrlbit = (1 << 20),
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
},
|
|
.sources = &clkset_group1,
|
|
.reg_src = { .reg = S5P64X0_CLK_SRC0, .shift = 14, .size = 2 },
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV2, .shift = 0, .size = 4 },
|
|
}, {
|
|
.clk = {
|
|
.name = "sclk_spi",
|
|
.devname = "s3c64xx-spi.1",
|
|
.ctrlbit = (1 << 21),
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
},
|
|
.sources = &clkset_group1,
|
|
.reg_src = { .reg = S5P64X0_CLK_SRC0, .shift = 16, .size = 2 },
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV2, .shift = 4, .size = 4 },
|
|
}, {
|
|
.clk = {
|
|
.name = "sclk_post",
|
|
.ctrlbit = (1 << 10),
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
},
|
|
.sources = &clkset_group1,
|
|
.reg_src = { .reg = S5P64X0_CLK_SRC0, .shift = 26, .size = 2 },
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV1, .shift = 12, .size = 4 },
|
|
}, {
|
|
.clk = {
|
|
.name = "sclk_dispcon",
|
|
.ctrlbit = (1 << 1),
|
|
.enable = s5p64x0_sclk1_ctrl,
|
|
},
|
|
.sources = &clkset_group1,
|
|
.reg_src = { .reg = S5P64X0_CLK_SRC1, .shift = 4, .size = 2 },
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV3, .shift = 0, .size = 4 },
|
|
}, {
|
|
.clk = {
|
|
.name = "sclk_fimgvg",
|
|
.ctrlbit = (1 << 2),
|
|
.enable = s5p64x0_sclk1_ctrl,
|
|
},
|
|
.sources = &clkset_group1,
|
|
.reg_src = { .reg = S5P64X0_CLK_SRC1, .shift = 8, .size = 2 },
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV3, .shift = 4, .size = 4 },
|
|
}, {
|
|
.clk = {
|
|
.name = "sclk_audio2",
|
|
.ctrlbit = (1 << 11),
|
|
.enable = s5p64x0_sclk_ctrl,
|
|
},
|
|
.sources = &clkset_audio,
|
|
.reg_src = { .reg = S5P64X0_CLK_SRC1, .shift = 0, .size = 3 },
|
|
.reg_div = { .reg = S5P64X0_CLK_DIV2, .shift = 24, .size = 4 },
|
|
},
|
|
};
|
|
|
|
/* Clock initialization code */
|
|
static struct clksrc_clk *sysclks[] = {
|
|
&clk_mout_apll,
|
|
&clk_mout_epll,
|
|
&clk_mout_mpll,
|
|
&clk_dout_mpll,
|
|
&clk_armclk,
|
|
&clk_hclk,
|
|
&clk_pclk,
|
|
&clk_hclk_low,
|
|
&clk_pclk_low,
|
|
};
|
|
|
|
static struct clk dummy_apb_pclk = {
|
|
.name = "apb_pclk",
|
|
.id = -1,
|
|
};
|
|
|
|
void __init_or_cpufreq s5p6440_setup_clocks(void)
|
|
{
|
|
struct clk *xtal_clk;
|
|
|
|
unsigned long xtal;
|
|
unsigned long fclk;
|
|
unsigned long hclk;
|
|
unsigned long hclk_low;
|
|
unsigned long pclk;
|
|
unsigned long pclk_low;
|
|
|
|
unsigned long apll;
|
|
unsigned long mpll;
|
|
unsigned long epll;
|
|
unsigned int ptr;
|
|
|
|
/* Set S5P6440 functions for clk_fout_epll */
|
|
|
|
clk_fout_epll.enable = s5p_epll_enable;
|
|
clk_fout_epll.ops = &s5p6440_epll_ops;
|
|
|
|
clk_48m.enable = s5p64x0_clk48m_ctrl;
|
|
|
|
xtal_clk = clk_get(NULL, "ext_xtal");
|
|
BUG_ON(IS_ERR(xtal_clk));
|
|
|
|
xtal = clk_get_rate(xtal_clk);
|
|
clk_put(xtal_clk);
|
|
|
|
apll = s5p_get_pll45xx(xtal, __raw_readl(S5P64X0_APLL_CON), pll_4502);
|
|
mpll = s5p_get_pll45xx(xtal, __raw_readl(S5P64X0_MPLL_CON), pll_4502);
|
|
epll = s5p_get_pll90xx(xtal, __raw_readl(S5P64X0_EPLL_CON),
|
|
__raw_readl(S5P64X0_EPLL_CON_K));
|
|
|
|
clk_fout_apll.rate = apll;
|
|
clk_fout_mpll.rate = mpll;
|
|
clk_fout_epll.rate = epll;
|
|
|
|
printk(KERN_INFO "S5P6440: PLL settings, A=%ld.%ldMHz, M=%ld.%ldMHz," \
|
|
" E=%ld.%ldMHz\n",
|
|
print_mhz(apll), print_mhz(mpll), print_mhz(epll));
|
|
|
|
fclk = clk_get_rate(&clk_armclk.clk);
|
|
hclk = clk_get_rate(&clk_hclk.clk);
|
|
pclk = clk_get_rate(&clk_pclk.clk);
|
|
hclk_low = clk_get_rate(&clk_hclk_low.clk);
|
|
pclk_low = clk_get_rate(&clk_pclk_low.clk);
|
|
|
|
printk(KERN_INFO "S5P6440: HCLK=%ld.%ldMHz, HCLK_LOW=%ld.%ldMHz," \
|
|
" PCLK=%ld.%ldMHz, PCLK_LOW=%ld.%ldMHz\n",
|
|
print_mhz(hclk), print_mhz(hclk_low),
|
|
print_mhz(pclk), print_mhz(pclk_low));
|
|
|
|
clk_f.rate = fclk;
|
|
clk_h.rate = hclk;
|
|
clk_p.rate = pclk;
|
|
|
|
for (ptr = 0; ptr < ARRAY_SIZE(clksrcs); ptr++)
|
|
s3c_set_clksrc(&clksrcs[ptr], true);
|
|
}
|
|
|
|
static struct clk *clks[] __initdata = {
|
|
&clk_ext,
|
|
&clk_iis_cd_v40,
|
|
&clk_pcm_cd,
|
|
};
|
|
|
|
void __init s5p6440_register_clocks(void)
|
|
{
|
|
int ptr;
|
|
|
|
s3c24xx_register_clocks(clks, ARRAY_SIZE(clks));
|
|
|
|
for (ptr = 0; ptr < ARRAY_SIZE(sysclks); ptr++)
|
|
s3c_register_clksrc(sysclks[ptr], 1);
|
|
|
|
s3c_register_clksrc(clksrcs, ARRAY_SIZE(clksrcs));
|
|
s3c_register_clocks(init_clocks, ARRAY_SIZE(init_clocks));
|
|
|
|
s3c_register_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off));
|
|
s3c_disable_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off));
|
|
|
|
s3c24xx_register_clock(&dummy_apb_pclk);
|
|
|
|
s3c_pwmclk_init();
|
|
}
|