forked from Minki/linux
1346 lines
43 KiB
C
1346 lines
43 KiB
C
/*
|
|
* Copyright 2005 Stephane Marchesin.
|
|
* All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef __NOUVEAU_DRV_H__
|
|
#define __NOUVEAU_DRV_H__
|
|
|
|
#define DRIVER_AUTHOR "Stephane Marchesin"
|
|
#define DRIVER_EMAIL "dri-devel@lists.sourceforge.net"
|
|
|
|
#define DRIVER_NAME "nouveau"
|
|
#define DRIVER_DESC "nVidia Riva/TNT/GeForce"
|
|
#define DRIVER_DATE "20090420"
|
|
|
|
#define DRIVER_MAJOR 0
|
|
#define DRIVER_MINOR 0
|
|
#define DRIVER_PATCHLEVEL 15
|
|
|
|
#define NOUVEAU_FAMILY 0x0000FFFF
|
|
#define NOUVEAU_FLAGS 0xFFFF0000
|
|
|
|
#include "ttm/ttm_bo_api.h"
|
|
#include "ttm/ttm_bo_driver.h"
|
|
#include "ttm/ttm_placement.h"
|
|
#include "ttm/ttm_memory.h"
|
|
#include "ttm/ttm_module.h"
|
|
|
|
struct nouveau_fpriv {
|
|
struct ttm_object_file *tfile;
|
|
};
|
|
|
|
#define DRM_FILE_PAGE_OFFSET (0x100000000ULL >> PAGE_SHIFT)
|
|
|
|
#include "nouveau_drm.h"
|
|
#include "nouveau_reg.h"
|
|
#include "nouveau_bios.h"
|
|
struct nouveau_grctx;
|
|
|
|
#define MAX_NUM_DCB_ENTRIES 16
|
|
|
|
#define NOUVEAU_MAX_CHANNEL_NR 128
|
|
#define NOUVEAU_MAX_TILE_NR 15
|
|
|
|
#define NV50_VM_MAX_VRAM (2*1024*1024*1024ULL)
|
|
#define NV50_VM_BLOCK (512*1024*1024ULL)
|
|
#define NV50_VM_VRAM_NR (NV50_VM_MAX_VRAM / NV50_VM_BLOCK)
|
|
|
|
struct nouveau_tile_reg {
|
|
struct nouveau_fence *fence;
|
|
uint32_t addr;
|
|
uint32_t size;
|
|
bool used;
|
|
};
|
|
|
|
struct nouveau_bo {
|
|
struct ttm_buffer_object bo;
|
|
struct ttm_placement placement;
|
|
u32 placements[3];
|
|
struct ttm_bo_kmap_obj kmap;
|
|
struct list_head head;
|
|
|
|
/* protected by ttm_bo_reserve() */
|
|
struct drm_file *reserved_by;
|
|
struct list_head entry;
|
|
int pbbo_index;
|
|
|
|
struct nouveau_channel *channel;
|
|
|
|
bool mappable;
|
|
bool no_vm;
|
|
|
|
uint32_t tile_mode;
|
|
uint32_t tile_flags;
|
|
struct nouveau_tile_reg *tile;
|
|
|
|
struct drm_gem_object *gem;
|
|
struct drm_file *cpu_filp;
|
|
int pin_refcnt;
|
|
};
|
|
|
|
static inline struct nouveau_bo *
|
|
nouveau_bo(struct ttm_buffer_object *bo)
|
|
{
|
|
return container_of(bo, struct nouveau_bo, bo);
|
|
}
|
|
|
|
static inline struct nouveau_bo *
|
|
nouveau_gem_object(struct drm_gem_object *gem)
|
|
{
|
|
return gem ? gem->driver_private : NULL;
|
|
}
|
|
|
|
/* TODO: submit equivalent to TTM generic API upstream? */
|
|
static inline void __iomem *
|
|
nvbo_kmap_obj_iovirtual(struct nouveau_bo *nvbo)
|
|
{
|
|
bool is_iomem;
|
|
void __iomem *ioptr = (void __force __iomem *)ttm_kmap_obj_virtual(
|
|
&nvbo->kmap, &is_iomem);
|
|
WARN_ON_ONCE(ioptr && !is_iomem);
|
|
return ioptr;
|
|
}
|
|
|
|
struct mem_block {
|
|
struct mem_block *next;
|
|
struct mem_block *prev;
|
|
uint64_t start;
|
|
uint64_t size;
|
|
struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */
|
|
};
|
|
|
|
enum nouveau_flags {
|
|
NV_NFORCE = 0x10000000,
|
|
NV_NFORCE2 = 0x20000000
|
|
};
|
|
|
|
#define NVOBJ_ENGINE_SW 0
|
|
#define NVOBJ_ENGINE_GR 1
|
|
#define NVOBJ_ENGINE_DISPLAY 2
|
|
#define NVOBJ_ENGINE_INT 0xdeadbeef
|
|
|
|
#define NVOBJ_FLAG_ALLOW_NO_REFS (1 << 0)
|
|
#define NVOBJ_FLAG_ZERO_ALLOC (1 << 1)
|
|
#define NVOBJ_FLAG_ZERO_FREE (1 << 2)
|
|
#define NVOBJ_FLAG_FAKE (1 << 3)
|
|
struct nouveau_gpuobj {
|
|
struct list_head list;
|
|
|
|
struct nouveau_channel *im_channel;
|
|
struct mem_block *im_pramin;
|
|
struct nouveau_bo *im_backing;
|
|
uint32_t im_backing_start;
|
|
uint32_t *im_backing_suspend;
|
|
int im_bound;
|
|
|
|
uint32_t flags;
|
|
int refcount;
|
|
|
|
uint32_t engine;
|
|
uint32_t class;
|
|
|
|
void (*dtor)(struct drm_device *, struct nouveau_gpuobj *);
|
|
void *priv;
|
|
};
|
|
|
|
struct nouveau_gpuobj_ref {
|
|
struct list_head list;
|
|
|
|
struct nouveau_gpuobj *gpuobj;
|
|
uint32_t instance;
|
|
|
|
struct nouveau_channel *channel;
|
|
int handle;
|
|
};
|
|
|
|
struct nouveau_channel {
|
|
struct drm_device *dev;
|
|
int id;
|
|
|
|
/* owner of this fifo */
|
|
struct drm_file *file_priv;
|
|
/* mapping of the fifo itself */
|
|
struct drm_local_map *map;
|
|
|
|
/* mapping of the regs controling the fifo */
|
|
void __iomem *user;
|
|
uint32_t user_get;
|
|
uint32_t user_put;
|
|
|
|
/* Fencing */
|
|
struct {
|
|
/* lock protects the pending list only */
|
|
spinlock_t lock;
|
|
struct list_head pending;
|
|
uint32_t sequence;
|
|
uint32_t sequence_ack;
|
|
uint32_t last_sequence_irq;
|
|
} fence;
|
|
|
|
/* DMA push buffer */
|
|
struct nouveau_gpuobj_ref *pushbuf;
|
|
struct nouveau_bo *pushbuf_bo;
|
|
uint32_t pushbuf_base;
|
|
|
|
/* Notifier memory */
|
|
struct nouveau_bo *notifier_bo;
|
|
struct mem_block *notifier_heap;
|
|
|
|
/* PFIFO context */
|
|
struct nouveau_gpuobj_ref *ramfc;
|
|
struct nouveau_gpuobj_ref *cache;
|
|
|
|
/* PGRAPH context */
|
|
/* XXX may be merge 2 pointers as private data ??? */
|
|
struct nouveau_gpuobj_ref *ramin_grctx;
|
|
void *pgraph_ctx;
|
|
|
|
/* NV50 VM */
|
|
struct nouveau_gpuobj *vm_pd;
|
|
struct nouveau_gpuobj_ref *vm_gart_pt;
|
|
struct nouveau_gpuobj_ref *vm_vram_pt[NV50_VM_VRAM_NR];
|
|
|
|
/* Objects */
|
|
struct nouveau_gpuobj_ref *ramin; /* Private instmem */
|
|
struct mem_block *ramin_heap; /* Private PRAMIN heap */
|
|
struct nouveau_gpuobj_ref *ramht; /* Hash table */
|
|
struct list_head ramht_refs; /* Objects referenced by RAMHT */
|
|
|
|
/* GPU object info for stuff used in-kernel (mm_enabled) */
|
|
uint32_t m2mf_ntfy;
|
|
uint32_t vram_handle;
|
|
uint32_t gart_handle;
|
|
bool accel_done;
|
|
|
|
/* Push buffer state (only for drm's channel on !mm_enabled) */
|
|
struct {
|
|
int max;
|
|
int free;
|
|
int cur;
|
|
int put;
|
|
/* access via pushbuf_bo */
|
|
} dma;
|
|
|
|
uint32_t sw_subchannel[8];
|
|
|
|
struct {
|
|
struct nouveau_gpuobj *vblsem;
|
|
uint32_t vblsem_offset;
|
|
uint32_t vblsem_rval;
|
|
struct list_head vbl_wait;
|
|
} nvsw;
|
|
|
|
struct {
|
|
bool active;
|
|
char name[32];
|
|
struct drm_info_list info;
|
|
} debugfs;
|
|
};
|
|
|
|
struct nouveau_instmem_engine {
|
|
void *priv;
|
|
|
|
int (*init)(struct drm_device *dev);
|
|
void (*takedown)(struct drm_device *dev);
|
|
int (*suspend)(struct drm_device *dev);
|
|
void (*resume)(struct drm_device *dev);
|
|
|
|
int (*populate)(struct drm_device *, struct nouveau_gpuobj *,
|
|
uint32_t *size);
|
|
void (*clear)(struct drm_device *, struct nouveau_gpuobj *);
|
|
int (*bind)(struct drm_device *, struct nouveau_gpuobj *);
|
|
int (*unbind)(struct drm_device *, struct nouveau_gpuobj *);
|
|
void (*prepare_access)(struct drm_device *, bool write);
|
|
void (*finish_access)(struct drm_device *);
|
|
};
|
|
|
|
struct nouveau_mc_engine {
|
|
int (*init)(struct drm_device *dev);
|
|
void (*takedown)(struct drm_device *dev);
|
|
};
|
|
|
|
struct nouveau_timer_engine {
|
|
int (*init)(struct drm_device *dev);
|
|
void (*takedown)(struct drm_device *dev);
|
|
uint64_t (*read)(struct drm_device *dev);
|
|
};
|
|
|
|
struct nouveau_fb_engine {
|
|
int num_tiles;
|
|
|
|
int (*init)(struct drm_device *dev);
|
|
void (*takedown)(struct drm_device *dev);
|
|
|
|
void (*set_region_tiling)(struct drm_device *dev, int i, uint32_t addr,
|
|
uint32_t size, uint32_t pitch);
|
|
};
|
|
|
|
struct nouveau_fifo_engine {
|
|
void *priv;
|
|
|
|
int channels;
|
|
|
|
int (*init)(struct drm_device *);
|
|
void (*takedown)(struct drm_device *);
|
|
|
|
void (*disable)(struct drm_device *);
|
|
void (*enable)(struct drm_device *);
|
|
bool (*reassign)(struct drm_device *, bool enable);
|
|
bool (*cache_flush)(struct drm_device *dev);
|
|
bool (*cache_pull)(struct drm_device *dev, bool enable);
|
|
|
|
int (*channel_id)(struct drm_device *);
|
|
|
|
int (*create_context)(struct nouveau_channel *);
|
|
void (*destroy_context)(struct nouveau_channel *);
|
|
int (*load_context)(struct nouveau_channel *);
|
|
int (*unload_context)(struct drm_device *);
|
|
};
|
|
|
|
struct nouveau_pgraph_object_method {
|
|
int id;
|
|
int (*exec)(struct nouveau_channel *chan, int grclass, int mthd,
|
|
uint32_t data);
|
|
};
|
|
|
|
struct nouveau_pgraph_object_class {
|
|
int id;
|
|
bool software;
|
|
struct nouveau_pgraph_object_method *methods;
|
|
};
|
|
|
|
struct nouveau_pgraph_engine {
|
|
struct nouveau_pgraph_object_class *grclass;
|
|
bool accel_blocked;
|
|
void *ctxprog;
|
|
void *ctxvals;
|
|
int grctx_size;
|
|
|
|
int (*init)(struct drm_device *);
|
|
void (*takedown)(struct drm_device *);
|
|
|
|
void (*fifo_access)(struct drm_device *, bool);
|
|
|
|
struct nouveau_channel *(*channel)(struct drm_device *);
|
|
int (*create_context)(struct nouveau_channel *);
|
|
void (*destroy_context)(struct nouveau_channel *);
|
|
int (*load_context)(struct nouveau_channel *);
|
|
int (*unload_context)(struct drm_device *);
|
|
|
|
void (*set_region_tiling)(struct drm_device *dev, int i, uint32_t addr,
|
|
uint32_t size, uint32_t pitch);
|
|
};
|
|
|
|
struct nouveau_engine {
|
|
struct nouveau_instmem_engine instmem;
|
|
struct nouveau_mc_engine mc;
|
|
struct nouveau_timer_engine timer;
|
|
struct nouveau_fb_engine fb;
|
|
struct nouveau_pgraph_engine graph;
|
|
struct nouveau_fifo_engine fifo;
|
|
};
|
|
|
|
struct nouveau_pll_vals {
|
|
union {
|
|
struct {
|
|
#ifdef __BIG_ENDIAN
|
|
uint8_t N1, M1, N2, M2;
|
|
#else
|
|
uint8_t M1, N1, M2, N2;
|
|
#endif
|
|
};
|
|
struct {
|
|
uint16_t NM1, NM2;
|
|
} __attribute__((packed));
|
|
};
|
|
int log2P;
|
|
|
|
int refclk;
|
|
};
|
|
|
|
enum nv04_fp_display_regs {
|
|
FP_DISPLAY_END,
|
|
FP_TOTAL,
|
|
FP_CRTC,
|
|
FP_SYNC_START,
|
|
FP_SYNC_END,
|
|
FP_VALID_START,
|
|
FP_VALID_END
|
|
};
|
|
|
|
struct nv04_crtc_reg {
|
|
unsigned char MiscOutReg; /* */
|
|
uint8_t CRTC[0x9f];
|
|
uint8_t CR58[0x10];
|
|
uint8_t Sequencer[5];
|
|
uint8_t Graphics[9];
|
|
uint8_t Attribute[21];
|
|
unsigned char DAC[768]; /* Internal Colorlookuptable */
|
|
|
|
/* PCRTC regs */
|
|
uint32_t fb_start;
|
|
uint32_t crtc_cfg;
|
|
uint32_t cursor_cfg;
|
|
uint32_t gpio_ext;
|
|
uint32_t crtc_830;
|
|
uint32_t crtc_834;
|
|
uint32_t crtc_850;
|
|
uint32_t crtc_eng_ctrl;
|
|
|
|
/* PRAMDAC regs */
|
|
uint32_t nv10_cursync;
|
|
struct nouveau_pll_vals pllvals;
|
|
uint32_t ramdac_gen_ctrl;
|
|
uint32_t ramdac_630;
|
|
uint32_t ramdac_634;
|
|
uint32_t tv_setup;
|
|
uint32_t tv_vtotal;
|
|
uint32_t tv_vskew;
|
|
uint32_t tv_vsync_delay;
|
|
uint32_t tv_htotal;
|
|
uint32_t tv_hskew;
|
|
uint32_t tv_hsync_delay;
|
|
uint32_t tv_hsync_delay2;
|
|
uint32_t fp_horiz_regs[7];
|
|
uint32_t fp_vert_regs[7];
|
|
uint32_t dither;
|
|
uint32_t fp_control;
|
|
uint32_t dither_regs[6];
|
|
uint32_t fp_debug_0;
|
|
uint32_t fp_debug_1;
|
|
uint32_t fp_debug_2;
|
|
uint32_t fp_margin_color;
|
|
uint32_t ramdac_8c0;
|
|
uint32_t ramdac_a20;
|
|
uint32_t ramdac_a24;
|
|
uint32_t ramdac_a34;
|
|
uint32_t ctv_regs[38];
|
|
};
|
|
|
|
struct nv04_output_reg {
|
|
uint32_t output;
|
|
int head;
|
|
};
|
|
|
|
struct nv04_mode_state {
|
|
uint32_t bpp;
|
|
uint32_t width;
|
|
uint32_t height;
|
|
uint32_t interlace;
|
|
uint32_t repaint0;
|
|
uint32_t repaint1;
|
|
uint32_t screen;
|
|
uint32_t scale;
|
|
uint32_t dither;
|
|
uint32_t extra;
|
|
uint32_t fifo;
|
|
uint32_t pixel;
|
|
uint32_t horiz;
|
|
int arbitration0;
|
|
int arbitration1;
|
|
uint32_t pll;
|
|
uint32_t pllB;
|
|
uint32_t vpll;
|
|
uint32_t vpll2;
|
|
uint32_t vpllB;
|
|
uint32_t vpll2B;
|
|
uint32_t pllsel;
|
|
uint32_t sel_clk;
|
|
uint32_t general;
|
|
uint32_t crtcOwner;
|
|
uint32_t head;
|
|
uint32_t head2;
|
|
uint32_t cursorConfig;
|
|
uint32_t cursor0;
|
|
uint32_t cursor1;
|
|
uint32_t cursor2;
|
|
uint32_t timingH;
|
|
uint32_t timingV;
|
|
uint32_t displayV;
|
|
uint32_t crtcSync;
|
|
|
|
struct nv04_crtc_reg crtc_reg[2];
|
|
};
|
|
|
|
enum nouveau_card_type {
|
|
NV_04 = 0x00,
|
|
NV_10 = 0x10,
|
|
NV_20 = 0x20,
|
|
NV_30 = 0x30,
|
|
NV_40 = 0x40,
|
|
NV_50 = 0x50,
|
|
};
|
|
|
|
struct drm_nouveau_private {
|
|
struct drm_device *dev;
|
|
enum {
|
|
NOUVEAU_CARD_INIT_DOWN,
|
|
NOUVEAU_CARD_INIT_DONE,
|
|
NOUVEAU_CARD_INIT_FAILED
|
|
} init_state;
|
|
|
|
/* the card type, takes NV_* as values */
|
|
enum nouveau_card_type card_type;
|
|
/* exact chipset, derived from NV_PMC_BOOT_0 */
|
|
int chipset;
|
|
int flags;
|
|
|
|
void __iomem *mmio;
|
|
void __iomem *ramin;
|
|
uint32_t ramin_size;
|
|
|
|
struct workqueue_struct *wq;
|
|
struct work_struct irq_work;
|
|
|
|
struct list_head vbl_waiting;
|
|
|
|
struct {
|
|
struct ttm_global_reference mem_global_ref;
|
|
struct ttm_bo_global_ref bo_global_ref;
|
|
struct ttm_bo_device bdev;
|
|
spinlock_t bo_list_lock;
|
|
struct list_head bo_list;
|
|
atomic_t validate_sequence;
|
|
} ttm;
|
|
|
|
struct fb_info *fbdev_info;
|
|
|
|
int fifo_alloc_count;
|
|
struct nouveau_channel *fifos[NOUVEAU_MAX_CHANNEL_NR];
|
|
|
|
struct nouveau_engine engine;
|
|
struct nouveau_channel *channel;
|
|
|
|
/* RAMIN configuration, RAMFC, RAMHT and RAMRO offsets */
|
|
struct nouveau_gpuobj *ramht;
|
|
uint32_t ramin_rsvd_vram;
|
|
uint32_t ramht_offset;
|
|
uint32_t ramht_size;
|
|
uint32_t ramht_bits;
|
|
uint32_t ramfc_offset;
|
|
uint32_t ramfc_size;
|
|
uint32_t ramro_offset;
|
|
uint32_t ramro_size;
|
|
|
|
/* base physical adresses */
|
|
uint64_t fb_phys;
|
|
uint64_t fb_available_size;
|
|
uint64_t fb_mappable_pages;
|
|
uint64_t fb_aper_free;
|
|
|
|
struct {
|
|
enum {
|
|
NOUVEAU_GART_NONE = 0,
|
|
NOUVEAU_GART_AGP,
|
|
NOUVEAU_GART_SGDMA
|
|
} type;
|
|
uint64_t aper_base;
|
|
uint64_t aper_size;
|
|
uint64_t aper_free;
|
|
|
|
struct nouveau_gpuobj *sg_ctxdma;
|
|
struct page *sg_dummy_page;
|
|
dma_addr_t sg_dummy_bus;
|
|
|
|
/* nottm hack */
|
|
struct drm_ttm_backend *sg_be;
|
|
unsigned long sg_handle;
|
|
} gart_info;
|
|
|
|
/* nv10-nv40 tiling regions */
|
|
struct {
|
|
struct nouveau_tile_reg reg[NOUVEAU_MAX_TILE_NR];
|
|
spinlock_t lock;
|
|
} tile;
|
|
|
|
/* G8x/G9x virtual address space */
|
|
uint64_t vm_gart_base;
|
|
uint64_t vm_gart_size;
|
|
uint64_t vm_vram_base;
|
|
uint64_t vm_vram_size;
|
|
uint64_t vm_end;
|
|
struct nouveau_gpuobj *vm_vram_pt[NV50_VM_VRAM_NR];
|
|
int vm_vram_pt_nr;
|
|
|
|
/* the mtrr covering the FB */
|
|
int fb_mtrr;
|
|
|
|
struct mem_block *ramin_heap;
|
|
|
|
/* context table pointed to be NV_PGRAPH_CHANNEL_CTX_TABLE (0x400780) */
|
|
uint32_t ctx_table_size;
|
|
struct nouveau_gpuobj_ref *ctx_table;
|
|
|
|
struct list_head gpuobj_list;
|
|
|
|
struct nvbios VBIOS;
|
|
struct nouveau_bios_info *vbios;
|
|
|
|
struct nv04_mode_state mode_reg;
|
|
struct nv04_mode_state saved_reg;
|
|
uint32_t saved_vga_font[4][16384];
|
|
uint32_t crtc_owner;
|
|
uint32_t dac_users[4];
|
|
|
|
struct nouveau_suspend_resume {
|
|
uint32_t fifo_mode;
|
|
uint32_t graph_ctx_control;
|
|
uint32_t graph_state;
|
|
uint32_t *ramin_copy;
|
|
uint64_t ramin_size;
|
|
} susres;
|
|
|
|
struct backlight_device *backlight;
|
|
bool acpi_dsm;
|
|
|
|
struct nouveau_channel *evo;
|
|
|
|
struct {
|
|
struct dentry *channel_root;
|
|
} debugfs;
|
|
};
|
|
|
|
static inline struct drm_nouveau_private *
|
|
nouveau_bdev(struct ttm_bo_device *bd)
|
|
{
|
|
return container_of(bd, struct drm_nouveau_private, ttm.bdev);
|
|
}
|
|
|
|
static inline int
|
|
nouveau_bo_ref(struct nouveau_bo *ref, struct nouveau_bo **pnvbo)
|
|
{
|
|
struct nouveau_bo *prev;
|
|
|
|
if (!pnvbo)
|
|
return -EINVAL;
|
|
prev = *pnvbo;
|
|
|
|
*pnvbo = ref ? nouveau_bo(ttm_bo_reference(&ref->bo)) : NULL;
|
|
if (prev) {
|
|
struct ttm_buffer_object *bo = &prev->bo;
|
|
|
|
ttm_bo_unref(&bo);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
#define NOUVEAU_CHECK_INITIALISED_WITH_RETURN do { \
|
|
struct drm_nouveau_private *nv = dev->dev_private; \
|
|
if (nv->init_state != NOUVEAU_CARD_INIT_DONE) { \
|
|
NV_ERROR(dev, "called without init\n"); \
|
|
return -EINVAL; \
|
|
} \
|
|
} while (0)
|
|
|
|
#define NOUVEAU_GET_USER_CHANNEL_WITH_RETURN(id, cl, ch) do { \
|
|
struct drm_nouveau_private *nv = dev->dev_private; \
|
|
if (!nouveau_channel_owner(dev, (cl), (id))) { \
|
|
NV_ERROR(dev, "pid %d doesn't own channel %d\n", \
|
|
DRM_CURRENTPID, (id)); \
|
|
return -EPERM; \
|
|
} \
|
|
(ch) = nv->fifos[(id)]; \
|
|
} while (0)
|
|
|
|
/* nouveau_drv.c */
|
|
extern int nouveau_noagp;
|
|
extern int nouveau_duallink;
|
|
extern int nouveau_uscript_lvds;
|
|
extern int nouveau_uscript_tmds;
|
|
extern int nouveau_vram_pushbuf;
|
|
extern int nouveau_vram_notify;
|
|
extern int nouveau_fbpercrtc;
|
|
extern char *nouveau_tv_norm;
|
|
extern int nouveau_reg_debug;
|
|
extern char *nouveau_vbios;
|
|
extern int nouveau_ctxfw;
|
|
|
|
/* nouveau_state.c */
|
|
extern void nouveau_preclose(struct drm_device *dev, struct drm_file *);
|
|
extern int nouveau_load(struct drm_device *, unsigned long flags);
|
|
extern int nouveau_firstopen(struct drm_device *);
|
|
extern void nouveau_lastclose(struct drm_device *);
|
|
extern int nouveau_unload(struct drm_device *);
|
|
extern int nouveau_ioctl_getparam(struct drm_device *, void *data,
|
|
struct drm_file *);
|
|
extern int nouveau_ioctl_setparam(struct drm_device *, void *data,
|
|
struct drm_file *);
|
|
extern bool nouveau_wait_until(struct drm_device *, uint64_t timeout,
|
|
uint32_t reg, uint32_t mask, uint32_t val);
|
|
extern bool nouveau_wait_for_idle(struct drm_device *);
|
|
extern int nouveau_card_init(struct drm_device *);
|
|
extern int nouveau_ioctl_card_init(struct drm_device *, void *data,
|
|
struct drm_file *);
|
|
extern int nouveau_ioctl_suspend(struct drm_device *, void *data,
|
|
struct drm_file *);
|
|
extern int nouveau_ioctl_resume(struct drm_device *, void *data,
|
|
struct drm_file *);
|
|
|
|
/* nouveau_mem.c */
|
|
extern int nouveau_mem_init_heap(struct mem_block **, uint64_t start,
|
|
uint64_t size);
|
|
extern struct mem_block *nouveau_mem_alloc_block(struct mem_block *,
|
|
uint64_t size, int align2,
|
|
struct drm_file *, int tail);
|
|
extern void nouveau_mem_takedown(struct mem_block **heap);
|
|
extern void nouveau_mem_free_block(struct mem_block *);
|
|
extern uint64_t nouveau_mem_fb_amount(struct drm_device *);
|
|
extern void nouveau_mem_release(struct drm_file *, struct mem_block *heap);
|
|
extern int nouveau_mem_init(struct drm_device *);
|
|
extern int nouveau_mem_init_agp(struct drm_device *);
|
|
extern void nouveau_mem_close(struct drm_device *);
|
|
extern struct nouveau_tile_reg *nv10_mem_set_tiling(struct drm_device *dev,
|
|
uint32_t addr,
|
|
uint32_t size,
|
|
uint32_t pitch);
|
|
extern void nv10_mem_expire_tiling(struct drm_device *dev,
|
|
struct nouveau_tile_reg *tile,
|
|
struct nouveau_fence *fence);
|
|
extern int nv50_mem_vm_bind_linear(struct drm_device *, uint64_t virt,
|
|
uint32_t size, uint32_t flags,
|
|
uint64_t phys);
|
|
extern void nv50_mem_vm_unbind(struct drm_device *, uint64_t virt,
|
|
uint32_t size);
|
|
|
|
/* nouveau_notifier.c */
|
|
extern int nouveau_notifier_init_channel(struct nouveau_channel *);
|
|
extern void nouveau_notifier_takedown_channel(struct nouveau_channel *);
|
|
extern int nouveau_notifier_alloc(struct nouveau_channel *, uint32_t handle,
|
|
int cout, uint32_t *offset);
|
|
extern int nouveau_notifier_offset(struct nouveau_gpuobj *, uint32_t *);
|
|
extern int nouveau_ioctl_notifier_alloc(struct drm_device *, void *data,
|
|
struct drm_file *);
|
|
extern int nouveau_ioctl_notifier_free(struct drm_device *, void *data,
|
|
struct drm_file *);
|
|
|
|
/* nouveau_channel.c */
|
|
extern struct drm_ioctl_desc nouveau_ioctls[];
|
|
extern int nouveau_max_ioctl;
|
|
extern void nouveau_channel_cleanup(struct drm_device *, struct drm_file *);
|
|
extern int nouveau_channel_owner(struct drm_device *, struct drm_file *,
|
|
int channel);
|
|
extern int nouveau_channel_alloc(struct drm_device *dev,
|
|
struct nouveau_channel **chan,
|
|
struct drm_file *file_priv,
|
|
uint32_t fb_ctxdma, uint32_t tt_ctxdma);
|
|
extern void nouveau_channel_free(struct nouveau_channel *);
|
|
|
|
/* nouveau_object.c */
|
|
extern int nouveau_gpuobj_early_init(struct drm_device *);
|
|
extern int nouveau_gpuobj_init(struct drm_device *);
|
|
extern void nouveau_gpuobj_takedown(struct drm_device *);
|
|
extern void nouveau_gpuobj_late_takedown(struct drm_device *);
|
|
extern int nouveau_gpuobj_suspend(struct drm_device *dev);
|
|
extern void nouveau_gpuobj_suspend_cleanup(struct drm_device *dev);
|
|
extern void nouveau_gpuobj_resume(struct drm_device *dev);
|
|
extern int nouveau_gpuobj_channel_init(struct nouveau_channel *,
|
|
uint32_t vram_h, uint32_t tt_h);
|
|
extern void nouveau_gpuobj_channel_takedown(struct nouveau_channel *);
|
|
extern int nouveau_gpuobj_new(struct drm_device *, struct nouveau_channel *,
|
|
uint32_t size, int align, uint32_t flags,
|
|
struct nouveau_gpuobj **);
|
|
extern int nouveau_gpuobj_del(struct drm_device *, struct nouveau_gpuobj **);
|
|
extern int nouveau_gpuobj_ref_add(struct drm_device *, struct nouveau_channel *,
|
|
uint32_t handle, struct nouveau_gpuobj *,
|
|
struct nouveau_gpuobj_ref **);
|
|
extern int nouveau_gpuobj_ref_del(struct drm_device *,
|
|
struct nouveau_gpuobj_ref **);
|
|
extern int nouveau_gpuobj_ref_find(struct nouveau_channel *, uint32_t handle,
|
|
struct nouveau_gpuobj_ref **ref_ret);
|
|
extern int nouveau_gpuobj_new_ref(struct drm_device *,
|
|
struct nouveau_channel *alloc_chan,
|
|
struct nouveau_channel *ref_chan,
|
|
uint32_t handle, uint32_t size, int align,
|
|
uint32_t flags, struct nouveau_gpuobj_ref **);
|
|
extern int nouveau_gpuobj_new_fake(struct drm_device *,
|
|
uint32_t p_offset, uint32_t b_offset,
|
|
uint32_t size, uint32_t flags,
|
|
struct nouveau_gpuobj **,
|
|
struct nouveau_gpuobj_ref**);
|
|
extern int nouveau_gpuobj_dma_new(struct nouveau_channel *, int class,
|
|
uint64_t offset, uint64_t size, int access,
|
|
int target, struct nouveau_gpuobj **);
|
|
extern int nouveau_gpuobj_gart_dma_new(struct nouveau_channel *,
|
|
uint64_t offset, uint64_t size,
|
|
int access, struct nouveau_gpuobj **,
|
|
uint32_t *o_ret);
|
|
extern int nouveau_gpuobj_gr_new(struct nouveau_channel *, int class,
|
|
struct nouveau_gpuobj **);
|
|
extern int nouveau_gpuobj_sw_new(struct nouveau_channel *, int class,
|
|
struct nouveau_gpuobj **);
|
|
extern int nouveau_ioctl_grobj_alloc(struct drm_device *, void *data,
|
|
struct drm_file *);
|
|
extern int nouveau_ioctl_gpuobj_free(struct drm_device *, void *data,
|
|
struct drm_file *);
|
|
|
|
/* nouveau_irq.c */
|
|
extern irqreturn_t nouveau_irq_handler(DRM_IRQ_ARGS);
|
|
extern void nouveau_irq_preinstall(struct drm_device *);
|
|
extern int nouveau_irq_postinstall(struct drm_device *);
|
|
extern void nouveau_irq_uninstall(struct drm_device *);
|
|
|
|
/* nouveau_sgdma.c */
|
|
extern int nouveau_sgdma_init(struct drm_device *);
|
|
extern void nouveau_sgdma_takedown(struct drm_device *);
|
|
extern int nouveau_sgdma_get_page(struct drm_device *, uint32_t offset,
|
|
uint32_t *page);
|
|
extern struct ttm_backend *nouveau_sgdma_init_ttm(struct drm_device *);
|
|
|
|
/* nouveau_debugfs.c */
|
|
#if defined(CONFIG_DRM_NOUVEAU_DEBUG)
|
|
extern int nouveau_debugfs_init(struct drm_minor *);
|
|
extern void nouveau_debugfs_takedown(struct drm_minor *);
|
|
extern int nouveau_debugfs_channel_init(struct nouveau_channel *);
|
|
extern void nouveau_debugfs_channel_fini(struct nouveau_channel *);
|
|
#else
|
|
static inline int
|
|
nouveau_debugfs_init(struct drm_minor *minor)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline void nouveau_debugfs_takedown(struct drm_minor *minor)
|
|
{
|
|
}
|
|
|
|
static inline int
|
|
nouveau_debugfs_channel_init(struct nouveau_channel *chan)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline void
|
|
nouveau_debugfs_channel_fini(struct nouveau_channel *chan)
|
|
{
|
|
}
|
|
#endif
|
|
|
|
/* nouveau_dma.c */
|
|
extern void nouveau_dma_pre_init(struct nouveau_channel *);
|
|
extern int nouveau_dma_init(struct nouveau_channel *);
|
|
extern int nouveau_dma_wait(struct nouveau_channel *, int size);
|
|
|
|
/* nouveau_acpi.c */
|
|
#ifdef CONFIG_ACPI
|
|
extern int nouveau_hybrid_setup(struct drm_device *dev);
|
|
extern bool nouveau_dsm_probe(struct drm_device *dev);
|
|
#else
|
|
static inline int nouveau_hybrid_setup(struct drm_device *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline bool nouveau_dsm_probe(struct drm_device *dev)
|
|
{
|
|
return false;
|
|
}
|
|
#endif
|
|
|
|
/* nouveau_backlight.c */
|
|
#ifdef CONFIG_DRM_NOUVEAU_BACKLIGHT
|
|
extern int nouveau_backlight_init(struct drm_device *);
|
|
extern void nouveau_backlight_exit(struct drm_device *);
|
|
#else
|
|
static inline int nouveau_backlight_init(struct drm_device *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline void nouveau_backlight_exit(struct drm_device *dev) { }
|
|
#endif
|
|
|
|
/* nouveau_bios.c */
|
|
extern int nouveau_bios_init(struct drm_device *);
|
|
extern void nouveau_bios_takedown(struct drm_device *dev);
|
|
extern int nouveau_run_vbios_init(struct drm_device *);
|
|
extern void nouveau_bios_run_init_table(struct drm_device *, uint16_t table,
|
|
struct dcb_entry *);
|
|
extern struct dcb_gpio_entry *nouveau_bios_gpio_entry(struct drm_device *,
|
|
enum dcb_gpio_tag);
|
|
extern struct dcb_connector_table_entry *
|
|
nouveau_bios_connector_entry(struct drm_device *, int index);
|
|
extern int get_pll_limits(struct drm_device *, uint32_t limit_match,
|
|
struct pll_lims *);
|
|
extern int nouveau_bios_run_display_table(struct drm_device *,
|
|
struct dcb_entry *,
|
|
uint32_t script, int pxclk);
|
|
extern void *nouveau_bios_dp_table(struct drm_device *, struct dcb_entry *,
|
|
int *length);
|
|
extern bool nouveau_bios_fp_mode(struct drm_device *, struct drm_display_mode *);
|
|
extern uint8_t *nouveau_bios_embedded_edid(struct drm_device *);
|
|
extern int nouveau_bios_parse_lvds_table(struct drm_device *, int pxclk,
|
|
bool *dl, bool *if_is_24bit);
|
|
extern int run_tmds_table(struct drm_device *, struct dcb_entry *,
|
|
int head, int pxclk);
|
|
extern int call_lvds_script(struct drm_device *, struct dcb_entry *, int head,
|
|
enum LVDS_script, int pxclk);
|
|
|
|
/* nouveau_ttm.c */
|
|
int nouveau_ttm_global_init(struct drm_nouveau_private *);
|
|
void nouveau_ttm_global_release(struct drm_nouveau_private *);
|
|
int nouveau_ttm_mmap(struct file *, struct vm_area_struct *);
|
|
|
|
/* nouveau_dp.c */
|
|
int nouveau_dp_auxch(struct nouveau_i2c_chan *auxch, int cmd, int addr,
|
|
uint8_t *data, int data_nr);
|
|
bool nouveau_dp_detect(struct drm_encoder *);
|
|
bool nouveau_dp_link_train(struct drm_encoder *);
|
|
|
|
/* nv04_fb.c */
|
|
extern int nv04_fb_init(struct drm_device *);
|
|
extern void nv04_fb_takedown(struct drm_device *);
|
|
|
|
/* nv10_fb.c */
|
|
extern int nv10_fb_init(struct drm_device *);
|
|
extern void nv10_fb_takedown(struct drm_device *);
|
|
extern void nv10_fb_set_region_tiling(struct drm_device *, int, uint32_t,
|
|
uint32_t, uint32_t);
|
|
|
|
/* nv40_fb.c */
|
|
extern int nv40_fb_init(struct drm_device *);
|
|
extern void nv40_fb_takedown(struct drm_device *);
|
|
extern void nv40_fb_set_region_tiling(struct drm_device *, int, uint32_t,
|
|
uint32_t, uint32_t);
|
|
|
|
/* nv04_fifo.c */
|
|
extern int nv04_fifo_init(struct drm_device *);
|
|
extern void nv04_fifo_disable(struct drm_device *);
|
|
extern void nv04_fifo_enable(struct drm_device *);
|
|
extern bool nv04_fifo_reassign(struct drm_device *, bool);
|
|
extern bool nv04_fifo_cache_flush(struct drm_device *);
|
|
extern bool nv04_fifo_cache_pull(struct drm_device *, bool);
|
|
extern int nv04_fifo_channel_id(struct drm_device *);
|
|
extern int nv04_fifo_create_context(struct nouveau_channel *);
|
|
extern void nv04_fifo_destroy_context(struct nouveau_channel *);
|
|
extern int nv04_fifo_load_context(struct nouveau_channel *);
|
|
extern int nv04_fifo_unload_context(struct drm_device *);
|
|
|
|
/* nv10_fifo.c */
|
|
extern int nv10_fifo_init(struct drm_device *);
|
|
extern int nv10_fifo_channel_id(struct drm_device *);
|
|
extern int nv10_fifo_create_context(struct nouveau_channel *);
|
|
extern void nv10_fifo_destroy_context(struct nouveau_channel *);
|
|
extern int nv10_fifo_load_context(struct nouveau_channel *);
|
|
extern int nv10_fifo_unload_context(struct drm_device *);
|
|
|
|
/* nv40_fifo.c */
|
|
extern int nv40_fifo_init(struct drm_device *);
|
|
extern int nv40_fifo_create_context(struct nouveau_channel *);
|
|
extern void nv40_fifo_destroy_context(struct nouveau_channel *);
|
|
extern int nv40_fifo_load_context(struct nouveau_channel *);
|
|
extern int nv40_fifo_unload_context(struct drm_device *);
|
|
|
|
/* nv50_fifo.c */
|
|
extern int nv50_fifo_init(struct drm_device *);
|
|
extern void nv50_fifo_takedown(struct drm_device *);
|
|
extern int nv50_fifo_channel_id(struct drm_device *);
|
|
extern int nv50_fifo_create_context(struct nouveau_channel *);
|
|
extern void nv50_fifo_destroy_context(struct nouveau_channel *);
|
|
extern int nv50_fifo_load_context(struct nouveau_channel *);
|
|
extern int nv50_fifo_unload_context(struct drm_device *);
|
|
|
|
/* nv04_graph.c */
|
|
extern struct nouveau_pgraph_object_class nv04_graph_grclass[];
|
|
extern int nv04_graph_init(struct drm_device *);
|
|
extern void nv04_graph_takedown(struct drm_device *);
|
|
extern void nv04_graph_fifo_access(struct drm_device *, bool);
|
|
extern struct nouveau_channel *nv04_graph_channel(struct drm_device *);
|
|
extern int nv04_graph_create_context(struct nouveau_channel *);
|
|
extern void nv04_graph_destroy_context(struct nouveau_channel *);
|
|
extern int nv04_graph_load_context(struct nouveau_channel *);
|
|
extern int nv04_graph_unload_context(struct drm_device *);
|
|
extern void nv04_graph_context_switch(struct drm_device *);
|
|
|
|
/* nv10_graph.c */
|
|
extern struct nouveau_pgraph_object_class nv10_graph_grclass[];
|
|
extern int nv10_graph_init(struct drm_device *);
|
|
extern void nv10_graph_takedown(struct drm_device *);
|
|
extern struct nouveau_channel *nv10_graph_channel(struct drm_device *);
|
|
extern int nv10_graph_create_context(struct nouveau_channel *);
|
|
extern void nv10_graph_destroy_context(struct nouveau_channel *);
|
|
extern int nv10_graph_load_context(struct nouveau_channel *);
|
|
extern int nv10_graph_unload_context(struct drm_device *);
|
|
extern void nv10_graph_context_switch(struct drm_device *);
|
|
extern void nv10_graph_set_region_tiling(struct drm_device *, int, uint32_t,
|
|
uint32_t, uint32_t);
|
|
|
|
/* nv20_graph.c */
|
|
extern struct nouveau_pgraph_object_class nv20_graph_grclass[];
|
|
extern struct nouveau_pgraph_object_class nv30_graph_grclass[];
|
|
extern int nv20_graph_create_context(struct nouveau_channel *);
|
|
extern void nv20_graph_destroy_context(struct nouveau_channel *);
|
|
extern int nv20_graph_load_context(struct nouveau_channel *);
|
|
extern int nv20_graph_unload_context(struct drm_device *);
|
|
extern int nv20_graph_init(struct drm_device *);
|
|
extern void nv20_graph_takedown(struct drm_device *);
|
|
extern int nv30_graph_init(struct drm_device *);
|
|
extern void nv20_graph_set_region_tiling(struct drm_device *, int, uint32_t,
|
|
uint32_t, uint32_t);
|
|
|
|
/* nv40_graph.c */
|
|
extern struct nouveau_pgraph_object_class nv40_graph_grclass[];
|
|
extern int nv40_graph_init(struct drm_device *);
|
|
extern void nv40_graph_takedown(struct drm_device *);
|
|
extern struct nouveau_channel *nv40_graph_channel(struct drm_device *);
|
|
extern int nv40_graph_create_context(struct nouveau_channel *);
|
|
extern void nv40_graph_destroy_context(struct nouveau_channel *);
|
|
extern int nv40_graph_load_context(struct nouveau_channel *);
|
|
extern int nv40_graph_unload_context(struct drm_device *);
|
|
extern void nv40_grctx_init(struct nouveau_grctx *);
|
|
extern void nv40_graph_set_region_tiling(struct drm_device *, int, uint32_t,
|
|
uint32_t, uint32_t);
|
|
|
|
/* nv50_graph.c */
|
|
extern struct nouveau_pgraph_object_class nv50_graph_grclass[];
|
|
extern int nv50_graph_init(struct drm_device *);
|
|
extern void nv50_graph_takedown(struct drm_device *);
|
|
extern void nv50_graph_fifo_access(struct drm_device *, bool);
|
|
extern struct nouveau_channel *nv50_graph_channel(struct drm_device *);
|
|
extern int nv50_graph_create_context(struct nouveau_channel *);
|
|
extern void nv50_graph_destroy_context(struct nouveau_channel *);
|
|
extern int nv50_graph_load_context(struct nouveau_channel *);
|
|
extern int nv50_graph_unload_context(struct drm_device *);
|
|
extern void nv50_graph_context_switch(struct drm_device *);
|
|
|
|
/* nouveau_grctx.c */
|
|
extern int nouveau_grctx_prog_load(struct drm_device *);
|
|
extern void nouveau_grctx_vals_load(struct drm_device *,
|
|
struct nouveau_gpuobj *);
|
|
extern void nouveau_grctx_fini(struct drm_device *);
|
|
|
|
/* nv04_instmem.c */
|
|
extern int nv04_instmem_init(struct drm_device *);
|
|
extern void nv04_instmem_takedown(struct drm_device *);
|
|
extern int nv04_instmem_suspend(struct drm_device *);
|
|
extern void nv04_instmem_resume(struct drm_device *);
|
|
extern int nv04_instmem_populate(struct drm_device *, struct nouveau_gpuobj *,
|
|
uint32_t *size);
|
|
extern void nv04_instmem_clear(struct drm_device *, struct nouveau_gpuobj *);
|
|
extern int nv04_instmem_bind(struct drm_device *, struct nouveau_gpuobj *);
|
|
extern int nv04_instmem_unbind(struct drm_device *, struct nouveau_gpuobj *);
|
|
extern void nv04_instmem_prepare_access(struct drm_device *, bool write);
|
|
extern void nv04_instmem_finish_access(struct drm_device *);
|
|
|
|
/* nv50_instmem.c */
|
|
extern int nv50_instmem_init(struct drm_device *);
|
|
extern void nv50_instmem_takedown(struct drm_device *);
|
|
extern int nv50_instmem_suspend(struct drm_device *);
|
|
extern void nv50_instmem_resume(struct drm_device *);
|
|
extern int nv50_instmem_populate(struct drm_device *, struct nouveau_gpuobj *,
|
|
uint32_t *size);
|
|
extern void nv50_instmem_clear(struct drm_device *, struct nouveau_gpuobj *);
|
|
extern int nv50_instmem_bind(struct drm_device *, struct nouveau_gpuobj *);
|
|
extern int nv50_instmem_unbind(struct drm_device *, struct nouveau_gpuobj *);
|
|
extern void nv50_instmem_prepare_access(struct drm_device *, bool write);
|
|
extern void nv50_instmem_finish_access(struct drm_device *);
|
|
|
|
/* nv04_mc.c */
|
|
extern int nv04_mc_init(struct drm_device *);
|
|
extern void nv04_mc_takedown(struct drm_device *);
|
|
|
|
/* nv40_mc.c */
|
|
extern int nv40_mc_init(struct drm_device *);
|
|
extern void nv40_mc_takedown(struct drm_device *);
|
|
|
|
/* nv50_mc.c */
|
|
extern int nv50_mc_init(struct drm_device *);
|
|
extern void nv50_mc_takedown(struct drm_device *);
|
|
|
|
/* nv04_timer.c */
|
|
extern int nv04_timer_init(struct drm_device *);
|
|
extern uint64_t nv04_timer_read(struct drm_device *);
|
|
extern void nv04_timer_takedown(struct drm_device *);
|
|
|
|
extern long nouveau_compat_ioctl(struct file *file, unsigned int cmd,
|
|
unsigned long arg);
|
|
|
|
/* nv04_dac.c */
|
|
extern int nv04_dac_create(struct drm_device *dev, struct dcb_entry *entry);
|
|
extern uint32_t nv17_dac_sample_load(struct drm_encoder *encoder);
|
|
extern int nv04_dac_output_offset(struct drm_encoder *encoder);
|
|
extern void nv04_dac_update_dacclk(struct drm_encoder *encoder, bool enable);
|
|
|
|
/* nv04_dfp.c */
|
|
extern int nv04_dfp_create(struct drm_device *dev, struct dcb_entry *entry);
|
|
extern int nv04_dfp_get_bound_head(struct drm_device *dev, struct dcb_entry *dcbent);
|
|
extern void nv04_dfp_bind_head(struct drm_device *dev, struct dcb_entry *dcbent,
|
|
int head, bool dl);
|
|
extern void nv04_dfp_disable(struct drm_device *dev, int head);
|
|
extern void nv04_dfp_update_fp_control(struct drm_encoder *encoder, int mode);
|
|
|
|
/* nv04_tv.c */
|
|
extern int nv04_tv_identify(struct drm_device *dev, int i2c_index);
|
|
extern int nv04_tv_create(struct drm_device *dev, struct dcb_entry *entry);
|
|
|
|
/* nv17_tv.c */
|
|
extern int nv17_tv_create(struct drm_device *dev, struct dcb_entry *entry);
|
|
|
|
/* nv04_display.c */
|
|
extern int nv04_display_create(struct drm_device *);
|
|
extern void nv04_display_destroy(struct drm_device *);
|
|
extern void nv04_display_restore(struct drm_device *);
|
|
|
|
/* nv04_crtc.c */
|
|
extern int nv04_crtc_create(struct drm_device *, int index);
|
|
|
|
/* nouveau_bo.c */
|
|
extern struct ttm_bo_driver nouveau_bo_driver;
|
|
extern int nouveau_bo_new(struct drm_device *, struct nouveau_channel *,
|
|
int size, int align, uint32_t flags,
|
|
uint32_t tile_mode, uint32_t tile_flags,
|
|
bool no_vm, bool mappable, struct nouveau_bo **);
|
|
extern int nouveau_bo_pin(struct nouveau_bo *, uint32_t flags);
|
|
extern int nouveau_bo_unpin(struct nouveau_bo *);
|
|
extern int nouveau_bo_map(struct nouveau_bo *);
|
|
extern void nouveau_bo_unmap(struct nouveau_bo *);
|
|
extern void nouveau_bo_placement_set(struct nouveau_bo *, uint32_t memtype);
|
|
extern u16 nouveau_bo_rd16(struct nouveau_bo *nvbo, unsigned index);
|
|
extern void nouveau_bo_wr16(struct nouveau_bo *nvbo, unsigned index, u16 val);
|
|
extern u32 nouveau_bo_rd32(struct nouveau_bo *nvbo, unsigned index);
|
|
extern void nouveau_bo_wr32(struct nouveau_bo *nvbo, unsigned index, u32 val);
|
|
|
|
/* nouveau_fence.c */
|
|
struct nouveau_fence;
|
|
extern int nouveau_fence_init(struct nouveau_channel *);
|
|
extern void nouveau_fence_fini(struct nouveau_channel *);
|
|
extern void nouveau_fence_update(struct nouveau_channel *);
|
|
extern int nouveau_fence_new(struct nouveau_channel *, struct nouveau_fence **,
|
|
bool emit);
|
|
extern int nouveau_fence_emit(struct nouveau_fence *);
|
|
struct nouveau_channel *nouveau_fence_channel(struct nouveau_fence *);
|
|
extern bool nouveau_fence_signalled(void *obj, void *arg);
|
|
extern int nouveau_fence_wait(void *obj, void *arg, bool lazy, bool intr);
|
|
extern int nouveau_fence_flush(void *obj, void *arg);
|
|
extern void nouveau_fence_unref(void **obj);
|
|
extern void *nouveau_fence_ref(void *obj);
|
|
extern void nouveau_fence_handler(struct drm_device *dev, int channel);
|
|
|
|
/* nouveau_gem.c */
|
|
extern int nouveau_gem_new(struct drm_device *, struct nouveau_channel *,
|
|
int size, int align, uint32_t flags,
|
|
uint32_t tile_mode, uint32_t tile_flags,
|
|
bool no_vm, bool mappable, struct nouveau_bo **);
|
|
extern int nouveau_gem_object_new(struct drm_gem_object *);
|
|
extern void nouveau_gem_object_del(struct drm_gem_object *);
|
|
extern int nouveau_gem_ioctl_new(struct drm_device *, void *,
|
|
struct drm_file *);
|
|
extern int nouveau_gem_ioctl_pushbuf(struct drm_device *, void *,
|
|
struct drm_file *);
|
|
extern int nouveau_gem_ioctl_pushbuf_call(struct drm_device *, void *,
|
|
struct drm_file *);
|
|
extern int nouveau_gem_ioctl_pushbuf_call2(struct drm_device *, void *,
|
|
struct drm_file *);
|
|
extern int nouveau_gem_ioctl_pin(struct drm_device *, void *,
|
|
struct drm_file *);
|
|
extern int nouveau_gem_ioctl_unpin(struct drm_device *, void *,
|
|
struct drm_file *);
|
|
extern int nouveau_gem_ioctl_tile(struct drm_device *, void *,
|
|
struct drm_file *);
|
|
extern int nouveau_gem_ioctl_cpu_prep(struct drm_device *, void *,
|
|
struct drm_file *);
|
|
extern int nouveau_gem_ioctl_cpu_fini(struct drm_device *, void *,
|
|
struct drm_file *);
|
|
extern int nouveau_gem_ioctl_info(struct drm_device *, void *,
|
|
struct drm_file *);
|
|
|
|
/* nv17_gpio.c */
|
|
int nv17_gpio_get(struct drm_device *dev, enum dcb_gpio_tag tag);
|
|
int nv17_gpio_set(struct drm_device *dev, enum dcb_gpio_tag tag, int state);
|
|
|
|
#ifndef ioread32_native
|
|
#ifdef __BIG_ENDIAN
|
|
#define ioread16_native ioread16be
|
|
#define iowrite16_native iowrite16be
|
|
#define ioread32_native ioread32be
|
|
#define iowrite32_native iowrite32be
|
|
#else /* def __BIG_ENDIAN */
|
|
#define ioread16_native ioread16
|
|
#define iowrite16_native iowrite16
|
|
#define ioread32_native ioread32
|
|
#define iowrite32_native iowrite32
|
|
#endif /* def __BIG_ENDIAN else */
|
|
#endif /* !ioread32_native */
|
|
|
|
/* channel control reg access */
|
|
static inline u32 nvchan_rd32(struct nouveau_channel *chan, unsigned reg)
|
|
{
|
|
return ioread32_native(chan->user + reg);
|
|
}
|
|
|
|
static inline void nvchan_wr32(struct nouveau_channel *chan,
|
|
unsigned reg, u32 val)
|
|
{
|
|
iowrite32_native(val, chan->user + reg);
|
|
}
|
|
|
|
/* register access */
|
|
static inline u32 nv_rd32(struct drm_device *dev, unsigned reg)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
return ioread32_native(dev_priv->mmio + reg);
|
|
}
|
|
|
|
static inline void nv_wr32(struct drm_device *dev, unsigned reg, u32 val)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
iowrite32_native(val, dev_priv->mmio + reg);
|
|
}
|
|
|
|
static inline u8 nv_rd08(struct drm_device *dev, unsigned reg)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
return ioread8(dev_priv->mmio + reg);
|
|
}
|
|
|
|
static inline void nv_wr08(struct drm_device *dev, unsigned reg, u8 val)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
iowrite8(val, dev_priv->mmio + reg);
|
|
}
|
|
|
|
#define nv_wait(reg, mask, val) \
|
|
nouveau_wait_until(dev, 2000000000ULL, (reg), (mask), (val))
|
|
|
|
/* PRAMIN access */
|
|
static inline u32 nv_ri32(struct drm_device *dev, unsigned offset)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
return ioread32_native(dev_priv->ramin + offset);
|
|
}
|
|
|
|
static inline void nv_wi32(struct drm_device *dev, unsigned offset, u32 val)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
iowrite32_native(val, dev_priv->ramin + offset);
|
|
}
|
|
|
|
/* object access */
|
|
static inline u32 nv_ro32(struct drm_device *dev, struct nouveau_gpuobj *obj,
|
|
unsigned index)
|
|
{
|
|
return nv_ri32(dev, obj->im_pramin->start + index * 4);
|
|
}
|
|
|
|
static inline void nv_wo32(struct drm_device *dev, struct nouveau_gpuobj *obj,
|
|
unsigned index, u32 val)
|
|
{
|
|
nv_wi32(dev, obj->im_pramin->start + index * 4, val);
|
|
}
|
|
|
|
/*
|
|
* Logging
|
|
* Argument d is (struct drm_device *).
|
|
*/
|
|
#define NV_PRINTK(level, d, fmt, arg...) \
|
|
printk(level "[" DRM_NAME "] " DRIVER_NAME " %s: " fmt, \
|
|
pci_name(d->pdev), ##arg)
|
|
#ifndef NV_DEBUG_NOTRACE
|
|
#define NV_DEBUG(d, fmt, arg...) do { \
|
|
if (drm_debug & DRM_UT_DRIVER) { \
|
|
NV_PRINTK(KERN_DEBUG, d, "%s:%d - " fmt, __func__, \
|
|
__LINE__, ##arg); \
|
|
} \
|
|
} while (0)
|
|
#define NV_DEBUG_KMS(d, fmt, arg...) do { \
|
|
if (drm_debug & DRM_UT_KMS) { \
|
|
NV_PRINTK(KERN_DEBUG, d, "%s:%d - " fmt, __func__, \
|
|
__LINE__, ##arg); \
|
|
} \
|
|
} while (0)
|
|
#else
|
|
#define NV_DEBUG(d, fmt, arg...) do { \
|
|
if (drm_debug & DRM_UT_DRIVER) \
|
|
NV_PRINTK(KERN_DEBUG, d, fmt, ##arg); \
|
|
} while (0)
|
|
#define NV_DEBUG_KMS(d, fmt, arg...) do { \
|
|
if (drm_debug & DRM_UT_KMS) \
|
|
NV_PRINTK(KERN_DEBUG, d, fmt, ##arg); \
|
|
} while (0)
|
|
#endif
|
|
#define NV_ERROR(d, fmt, arg...) NV_PRINTK(KERN_ERR, d, fmt, ##arg)
|
|
#define NV_INFO(d, fmt, arg...) NV_PRINTK(KERN_INFO, d, fmt, ##arg)
|
|
#define NV_TRACEWARN(d, fmt, arg...) NV_PRINTK(KERN_NOTICE, d, fmt, ##arg)
|
|
#define NV_TRACE(d, fmt, arg...) NV_PRINTK(KERN_INFO, d, fmt, ##arg)
|
|
#define NV_WARN(d, fmt, arg...) NV_PRINTK(KERN_WARNING, d, fmt, ##arg)
|
|
|
|
/* nouveau_reg_debug bitmask */
|
|
enum {
|
|
NOUVEAU_REG_DEBUG_MC = 0x1,
|
|
NOUVEAU_REG_DEBUG_VIDEO = 0x2,
|
|
NOUVEAU_REG_DEBUG_FB = 0x4,
|
|
NOUVEAU_REG_DEBUG_EXTDEV = 0x8,
|
|
NOUVEAU_REG_DEBUG_CRTC = 0x10,
|
|
NOUVEAU_REG_DEBUG_RAMDAC = 0x20,
|
|
NOUVEAU_REG_DEBUG_VGACRTC = 0x40,
|
|
NOUVEAU_REG_DEBUG_RMVIO = 0x80,
|
|
NOUVEAU_REG_DEBUG_VGAATTR = 0x100,
|
|
NOUVEAU_REG_DEBUG_EVO = 0x200,
|
|
};
|
|
|
|
#define NV_REG_DEBUG(type, dev, fmt, arg...) do { \
|
|
if (nouveau_reg_debug & NOUVEAU_REG_DEBUG_##type) \
|
|
NV_PRINTK(KERN_DEBUG, dev, "%s: " fmt, __func__, ##arg); \
|
|
} while (0)
|
|
|
|
static inline bool
|
|
nv_two_heads(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
const int impl = dev->pci_device & 0x0ff0;
|
|
|
|
if (dev_priv->card_type >= NV_10 && impl != 0x0100 &&
|
|
impl != 0x0150 && impl != 0x01a0 && impl != 0x0200)
|
|
return true;
|
|
|
|
return false;
|
|
}
|
|
|
|
static inline bool
|
|
nv_gf4_disp_arch(struct drm_device *dev)
|
|
{
|
|
return nv_two_heads(dev) && (dev->pci_device & 0x0ff0) != 0x0110;
|
|
}
|
|
|
|
static inline bool
|
|
nv_two_reg_pll(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
const int impl = dev->pci_device & 0x0ff0;
|
|
|
|
if (impl == 0x0310 || impl == 0x0340 || dev_priv->card_type >= NV_40)
|
|
return true;
|
|
return false;
|
|
}
|
|
|
|
#define NV_SW 0x0000506e
|
|
#define NV_SW_DMA_SEMAPHORE 0x00000060
|
|
#define NV_SW_SEMAPHORE_OFFSET 0x00000064
|
|
#define NV_SW_SEMAPHORE_ACQUIRE 0x00000068
|
|
#define NV_SW_SEMAPHORE_RELEASE 0x0000006c
|
|
#define NV_SW_DMA_VBLSEM 0x0000018c
|
|
#define NV_SW_VBLSEM_OFFSET 0x00000400
|
|
#define NV_SW_VBLSEM_RELEASE_VALUE 0x00000404
|
|
#define NV_SW_VBLSEM_RELEASE 0x00000408
|
|
|
|
#endif /* __NOUVEAU_DRV_H__ */
|