6ce6acf677
Add ingenic,jz4760-dma and ingenic,jz4760b-dma compatible strings to support the DMA engines present in the JZ4760 and JZ4760B SoCs. Signed-off-by: Paul Cercueil <paul@crapouillou.net> Link: https://lore.kernel.org/r/20210120105322.16116-1-paul@crapouillou.net Signed-off-by: Vinod Koul <vkoul@kernel.org>
85 lines
2.2 KiB
YAML
85 lines
2.2 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/dma/ingenic,dma.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Ingenic SoCs DMA Controller DT bindings
|
|
|
|
maintainers:
|
|
- Paul Cercueil <paul@crapouillou.net>
|
|
|
|
allOf:
|
|
- $ref: "dma-controller.yaml#"
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- ingenic,jz4740-dma
|
|
- ingenic,jz4725b-dma
|
|
- ingenic,jz4760-dma
|
|
- ingenic,jz4760b-dma
|
|
- ingenic,jz4770-dma
|
|
- ingenic,jz4780-dma
|
|
- ingenic,x1000-dma
|
|
- ingenic,x1830-dma
|
|
|
|
reg:
|
|
items:
|
|
- description: Channel-specific registers
|
|
- description: System control registers
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
"#dma-cells":
|
|
const: 2
|
|
description: >
|
|
DMA clients must use the format described in dma.txt, giving a phandle
|
|
to the DMA controller plus the following 2 integer cells:
|
|
|
|
- Request type: The DMA request type for transfers to/from the
|
|
device on the allocated channel, as defined in the SoC documentation.
|
|
|
|
- Channel: If set to 0xffffffff, any available channel will be allocated
|
|
for the client. Otherwise, the exact channel specified will be used.
|
|
The channel should be reserved on the DMA controller using the
|
|
ingenic,reserved-channels property.
|
|
|
|
ingenic,reserved-channels:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description: >
|
|
Bitmask of channels to reserve for devices that need a specific
|
|
channel. These channels will only be assigned when explicitely
|
|
requested by a client. The primary use for this is channels 0 and
|
|
1, which can be configured to have special behaviour for NAND/BCH
|
|
when using programmable firmware.
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/jz4780-cgu.h>
|
|
dma: dma-controller@13420000 {
|
|
compatible = "ingenic,jz4780-dma";
|
|
reg = <0x13420000 0x400>, <0x13421000 0x40>;
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <10>;
|
|
|
|
clocks = <&cgu JZ4780_CLK_PDMA>;
|
|
|
|
#dma-cells = <2>;
|
|
|
|
ingenic,reserved-channels = <0x3>;
|
|
};
|