forked from Minki/linux
d2912cb15b
Based on 2 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation # extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 4122 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Enrico Weigelt <info@metux.net> Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190604081206.933168790@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
34 lines
730 B
C
34 lines
730 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* UFS Host driver for Synopsys Designware Core
|
|
*
|
|
* Copyright (C) 2015-2016 Synopsys, Inc. (www.synopsys.com)
|
|
*
|
|
* Authors: Joao Pinto <jpinto@synopsys.com>
|
|
*/
|
|
|
|
#ifndef _UFSHCI_DWC_H
|
|
#define _UFSHCI_DWC_H
|
|
|
|
/* DWC HC UFSHCI specific Registers */
|
|
enum dwc_specific_registers {
|
|
DWC_UFS_REG_HCLKDIV = 0xFC,
|
|
};
|
|
|
|
/* Clock Divider Values: Hex equivalent of frequency in MHz */
|
|
enum clk_div_values {
|
|
DWC_UFS_REG_HCLKDIV_DIV_62_5 = 0x3e,
|
|
DWC_UFS_REG_HCLKDIV_DIV_125 = 0x7d,
|
|
DWC_UFS_REG_HCLKDIV_DIV_200 = 0xc8,
|
|
};
|
|
|
|
/* Selector Index */
|
|
enum selector_index {
|
|
SELIND_LN0_TX = 0x00,
|
|
SELIND_LN1_TX = 0x01,
|
|
SELIND_LN0_RX = 0x04,
|
|
SELIND_LN1_RX = 0x05,
|
|
};
|
|
|
|
#endif /* End of Header */
|