forked from Minki/linux
f15cbe6f1a
This follows the sparc changes a439fe51a1.
Most of the moving about was done with Sam's directions at:
http://marc.info/?l=linux-sh&m=121724823706062&w=2
with subsequent hacking and fixups entirely my fault.
Signed-off-by: Sam Ravnborg <sam@ravnborg.org>
Signed-off-by: Paul Mundt <lethal@linux-sh.org>
64 lines
1.6 KiB
C
64 lines
1.6 KiB
C
/*
|
|
* include/asm-sh/cpu-sh4/mmu_context.h
|
|
*
|
|
* Copyright (C) 1999 Niibe Yutaka
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#ifndef __ASM_CPU_SH4_MMU_CONTEXT_H
|
|
#define __ASM_CPU_SH4_MMU_CONTEXT_H
|
|
|
|
#define MMU_PTEH 0xFF000000 /* Page table entry register HIGH */
|
|
#define MMU_PTEL 0xFF000004 /* Page table entry register LOW */
|
|
#define MMU_TTB 0xFF000008 /* Translation table base register */
|
|
#define MMU_TEA 0xFF00000C /* TLB Exception Address */
|
|
#define MMU_PTEA 0xFF000034 /* Page table entry assistance register */
|
|
|
|
#define MMUCR 0xFF000010 /* MMU Control Register */
|
|
|
|
#define MMU_ITLB_ADDRESS_ARRAY 0xF2000000
|
|
#define MMU_UTLB_ADDRESS_ARRAY 0xF6000000
|
|
#define MMU_PAGE_ASSOC_BIT 0x80
|
|
|
|
#define MMUCR_TI (1<<2)
|
|
|
|
#ifdef CONFIG_X2TLB
|
|
#define MMUCR_ME (1 << 7)
|
|
#else
|
|
#define MMUCR_ME (0)
|
|
#endif
|
|
|
|
#if defined(CONFIG_32BIT) && defined(CONFIG_CPU_SUBTYPE_ST40)
|
|
#define MMUCR_SE (1 << 4)
|
|
#else
|
|
#define MMUCR_SE (0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_SH_STORE_QUEUES
|
|
#define MMUCR_SQMD (1 << 9)
|
|
#else
|
|
#define MMUCR_SQMD (0)
|
|
#endif
|
|
|
|
#define MMU_NTLB_ENTRIES 64
|
|
#define MMU_CONTROL_INIT (0x05|MMUCR_SQMD|MMUCR_ME|MMUCR_SE)
|
|
|
|
#define MMU_ITLB_DATA_ARRAY 0xF3000000
|
|
#define MMU_UTLB_DATA_ARRAY 0xF7000000
|
|
|
|
#define MMU_UTLB_ENTRIES 64
|
|
#define MMU_U_ENTRY_SHIFT 8
|
|
#define MMU_UTLB_VALID 0x100
|
|
#define MMU_ITLB_ENTRIES 4
|
|
#define MMU_I_ENTRY_SHIFT 8
|
|
#define MMU_ITLB_VALID 0x100
|
|
|
|
#define TRA 0xff000020
|
|
#define EXPEVT 0xff000024
|
|
#define INTEVT 0xff000028
|
|
|
|
#endif /* __ASM_CPU_SH4_MMU_CONTEXT_H */
|
|
|