forked from Minki/linux
7255f87a71
CTS signal can not be used for the port and tied to any logic state. In this case we have an infinite loop waiting for the signal. For fix this problem, checking CTS removed, waiting for the signal "busy" was postponed after the byte write to the port. Signed-off-by: Alexander Shiyan <shc_work@mail.ru>
39 lines
849 B
ArmAsm
39 lines
849 B
ArmAsm
/* arch/arm/mach-clps711x/include/mach/debug-macro.S
|
|
*
|
|
* Debugging macro include header
|
|
*
|
|
* Copyright (C) 1994-1999 Russell King
|
|
* Moved from linux/arch/arm/kernel/debug.S by Ben Dooks
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
*/
|
|
|
|
#include <mach/hardware.h>
|
|
|
|
.macro addruart, rp, rv, tmp
|
|
#ifndef CONFIG_DEBUG_CLPS711X_UART2
|
|
mov \rp, #0x0000 @ UART1
|
|
#else
|
|
mov \rp, #0x1000 @ UART2
|
|
#endif
|
|
orr \rv, \rp, #CLPS711X_VIRT_BASE
|
|
orr \rp, \rp, #CLPS711X_PHYS_BASE
|
|
.endm
|
|
|
|
.macro senduart,rd,rx
|
|
str \rd, [\rx, #0x0480] @ UARTDR
|
|
.endm
|
|
|
|
.macro waituart,rd,rx
|
|
.endm
|
|
|
|
.macro busyuart,rd,rx
|
|
1001: ldr \rd, [\rx, #0x0140] @ SYSFLGx
|
|
tst \rd, #1 << 11 @ UBUSYx
|
|
bne 1001b
|
|
.endm
|
|
|