forked from Minki/linux
0f731711af
The cavium code assumed that all NOR on the boot bus was an 8-bit NOR part and hardcoded the bankwidth. The simple solution was to add the code that queries the configuration register for the width of the bus that has been hardware strapped to the Cavium. This allows both 8-bit and 16-bit parts to be discovered during boot. Acked-by: David Daney <david.daney@cavium.com> Signed-off-by: Charles Hardin <ckhardin@exablox.com> Patchwork: http://patchwork.linux-mips.org/patch/4323 Signed-off-by: John Crispin <blogic@openwrt.org>
73 lines
2.0 KiB
C
73 lines
2.0 KiB
C
/*
|
|
* Octeon Bootbus flash setup
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2007, 2008 Cavium Networks
|
|
*/
|
|
#include <linux/kernel.h>
|
|
#include <linux/export.h>
|
|
#include <linux/mtd/mtd.h>
|
|
#include <linux/mtd/map.h>
|
|
#include <linux/mtd/partitions.h>
|
|
|
|
#include <asm/octeon/octeon.h>
|
|
|
|
static struct map_info flash_map;
|
|
static struct mtd_info *mymtd;
|
|
static const char *part_probe_types[] = {
|
|
"cmdlinepart",
|
|
#ifdef CONFIG_MTD_REDBOOT_PARTS
|
|
"RedBoot",
|
|
#endif
|
|
NULL
|
|
};
|
|
|
|
/**
|
|
* Module/ driver initialization.
|
|
*
|
|
* Returns Zero on success
|
|
*/
|
|
static int __init flash_init(void)
|
|
{
|
|
/*
|
|
* Read the bootbus region 0 setup to determine the base
|
|
* address of the flash.
|
|
*/
|
|
union cvmx_mio_boot_reg_cfgx region_cfg;
|
|
region_cfg.u64 = cvmx_read_csr(CVMX_MIO_BOOT_REG_CFGX(0));
|
|
if (region_cfg.s.en) {
|
|
/*
|
|
* The bootloader always takes the flash and sets its
|
|
* address so the entire flash fits below
|
|
* 0x1fc00000. This way the flash aliases to
|
|
* 0x1fc00000 for booting. Software can access the
|
|
* full flash at the true address, while core boot can
|
|
* access 4MB.
|
|
*/
|
|
/* Use this name so old part lines work */
|
|
flash_map.name = "phys_mapped_flash";
|
|
flash_map.phys = region_cfg.s.base << 16;
|
|
flash_map.size = 0x1fc00000 - flash_map.phys;
|
|
/* 8-bit bus (0 + 1) or 16-bit bus (1 + 1) */
|
|
flash_map.bankwidth = region_cfg.s.width + 1;
|
|
flash_map.virt = ioremap(flash_map.phys, flash_map.size);
|
|
pr_notice("Bootbus flash: Setting flash for %luMB flash at "
|
|
"0x%08llx\n", flash_map.size >> 20, flash_map.phys);
|
|
simple_map_init(&flash_map);
|
|
mymtd = do_map_probe("cfi_probe", &flash_map);
|
|
if (mymtd) {
|
|
mymtd->owner = THIS_MODULE;
|
|
mtd_device_parse_register(mymtd, part_probe_types,
|
|
NULL, NULL, 0);
|
|
} else {
|
|
pr_err("Failed to register MTD device for flash\n");
|
|
}
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
late_initcall(flash_init);
|