3d21a46093
json-schema versions draft7 and earlier have a weird behavior in that any keywords combined with a '$ref' are ignored (silently). The correct form was to put a '$ref' under an 'allOf'. This behavior is now changed in the 2019-09 json-schema spec and '$ref' can be mixed with other keywords. The json-schema library doesn't yet support this, but the tooling now does a fixup for this and either way works. This has been a constant source of review comments, so let's change this treewide so everyone copies the simpler syntax. Scripted with ruamel.yaml with some manual fixups. Some minor whitespace changes from the script. Signed-off-by: Rob Herring <robh@kernel.org> Acked-by: Maxime Ripard <mripard@kernel.org> Acked-by: Lee Jones <lee.jones@linaro.org> Acked-By: Vinod Koul <vkoul@kernel.org> Acked-by: Mark Brown <broonie@kernel.org> Acked-by: Alexandre Belloni <alexandre.belloni@bootlin.com> Acked-by: Wolfram Sang <wsa@the-dreams.de> # for I2C Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Acked-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> #for-iio Reviewed-by: Stephen Boyd <sboyd@kernel.org> # clock Signed-off-by: Rob Herring <robh@kernel.org>
133 lines
3.6 KiB
YAML
133 lines
3.6 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/mmc/cdns,sdhci.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Cadence SD/SDIO/eMMC Host Controller (SD4HC)
|
|
|
|
maintainers:
|
|
- Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
- Piotr Sroka <piotrs@cadence.com>
|
|
|
|
allOf:
|
|
- $ref: mmc-controller.yaml
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- enum:
|
|
- socionext,uniphier-sd4hc
|
|
- const: cdns,sd4hc
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
# PHY DLL input delays:
|
|
# They are used to delay the data valid window, and align the window to
|
|
# sampling clock. The delay starts from 5ns (for delay parameter equal to 0)
|
|
# and it is increased by 2.5ns in each step.
|
|
|
|
cdns,phy-input-delay-sd-highspeed:
|
|
description: Value of the delay in the input path for SD high-speed timing
|
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
|
minimum: 0
|
|
maximum: 0x1f
|
|
|
|
cdns,phy-input-delay-legacy:
|
|
description: Value of the delay in the input path for legacy timing
|
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
|
minimum: 0
|
|
maximum: 0x1f
|
|
|
|
cdns,phy-input-delay-sd-uhs-sdr12:
|
|
description: Value of the delay in the input path for SD UHS SDR12 timing
|
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
|
minimum: 0
|
|
maximum: 0x1f
|
|
|
|
cdns,phy-input-delay-sd-uhs-sdr25:
|
|
description: Value of the delay in the input path for SD UHS SDR25 timing
|
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
|
minimum: 0
|
|
maximum: 0x1f
|
|
|
|
cdns,phy-input-delay-sd-uhs-sdr50:
|
|
description: Value of the delay in the input path for SD UHS SDR50 timing
|
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
|
minimum: 0
|
|
maximum: 0x1f
|
|
|
|
cdns,phy-input-delay-sd-uhs-ddr50:
|
|
description: Value of the delay in the input path for SD UHS DDR50 timing
|
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
|
minimum: 0
|
|
maximum: 0x1f
|
|
|
|
cdns,phy-input-delay-mmc-highspeed:
|
|
description: Value of the delay in the input path for MMC high-speed timing
|
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
|
minimum: 0
|
|
maximum: 0x1f
|
|
|
|
cdns,phy-input-delay-mmc-ddr:
|
|
description: Value of the delay in the input path for eMMC high-speed DDR timing
|
|
|
|
# PHY DLL clock delays:
|
|
# Each delay property represents the fraction of the clock period.
|
|
# The approximate delay value will be
|
|
# (<delay property value>/128)*sdmclk_clock_period.
|
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
|
minimum: 0
|
|
maximum: 0x1f
|
|
|
|
cdns,phy-dll-delay-sdclk:
|
|
description: |
|
|
Value of the delay introduced on the sdclk output for all modes except
|
|
HS200, HS400 and HS400_ES.
|
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
|
minimum: 0
|
|
maximum: 0x7f
|
|
|
|
cdns,phy-dll-delay-sdclk-hsmmc:
|
|
description: |
|
|
Value of the delay introduced on the sdclk output for HS200, HS400 and
|
|
HS400_ES speed modes.
|
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
|
minimum: 0
|
|
maximum: 0x7f
|
|
|
|
cdns,phy-dll-delay-strobe:
|
|
description: |
|
|
Value of the delay introduced on the dat_strobe input used in
|
|
HS400 / HS400_ES speed modes.
|
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
|
minimum: 0
|
|
maximum: 0x7f
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
|
|
examples:
|
|
- |
|
|
emmc: mmc@5a000000 {
|
|
compatible = "socionext,uniphier-sd4hc", "cdns,sd4hc";
|
|
reg = <0x5a000000 0x400>;
|
|
interrupts = <0 78 4>;
|
|
clocks = <&clk 4>;
|
|
bus-width = <8>;
|
|
mmc-ddr-1_8v;
|
|
mmc-hs200-1_8v;
|
|
mmc-hs400-1_8v;
|
|
cdns,phy-dll-delay-sdclk = <0>;
|
|
};
|