core: - documentation updates - deprecate DRM_FORMAT_MOD_NONE - atomic crtc enable/disable rework - GEM convert drivers to gem object functions - remove SCATTER_LIST_MAX_SEGMENT sched: - avoid infinite waits ttm: - remove AGP support - don't modify caching for swapout - ttm pinning rework - major TTM reworks - new backend allocator - multihop support vram-helper: - top down BO placement fix - TTM changes - GEM object support displayport: - DP 2.0 DPCD prep work - DP MST extended DPCD caps fbdev: - mark as orphaned amdgpu: - Initial Vangogh support - Green Sardine support - Dimgrey Cavefish support - SG display support for renoir - SMU7 improvements - gfx9+ modiifier support - CI BACO fixes radeon: - expose voltage via hwmon on SUMO amdkfd: - fix unique id handling i915: - more DG1 enablement - bigjoiner support - integer scaling filter support - async flip support - ICL+ DSI command mode - Improve display shutdown - Display refactoring - eLLC machine fbdev loading fix - dma scatterlist fixes - TGL hang fixes - eLLC display buffer caching on SKL+ - MOCS PTE seeting for gen9+ msm: - Shutdown hook - GPU cooling device support - DSI 7nm and 10nm phy/pll updates - sm8150/sm2850 DPU support - GEM locking re-work - LLCC system cache support aspeed: - sysfs output config support ast: - LUT fix - new display mode gma500: - remove 2d framebuffer accel panfrost: - move gpu reset to a worker exynos: - new HDMI mode support mediatek: - MT8167 support - yaml bindings - MIPI DSI phy code moved etnaviv: - new perf counter - more lockdep annotation hibmc: - i2c DDC support ingenic: - pixel clock reset fix - reserved memory support - allow both DMA channels at once - different pixel format support - 30/24/8-bit palette modes tilcdc: - don't keep vblank irq enabled vc4: - new maintainer added - DSI registration fix virtio: - blob resource support - host visible and cross-device support - uuid api support -----BEGIN PGP SIGNATURE----- iQIcBAABAgAGBQJf0upGAAoJEAx081l5xIa+1EoP/2OkZnl5d9S26qPja15EoRFl S69OjNci331Br9Y111jD2OCtyqA7w3ppnvCmzpHOBK1IZjhkxOVNC6PSUFSV4M3V oVOxZK0KaMHpLU2p90NbURWHa2TOktj7IWb9FrhPaEeBECbFuORZ2TbloFhaoyyt 9auEAwqYRPgF8CSYOjQGGZJ85MQN4ImExTdY13+BZgQlGLiSPHfpnLVJ1Q5TPt6A BLgcU/DFcqOZqyjeu+CuA+LZSHjHeVJxTOGRX65PoTtU3Xus8TRZ/qL4r8e6mAI1 boFLmsevvQlzaQ9GFohc+l9QR/dtnm6SpZxuEelewh7sQvsz2GI+SNF+OHcwHCph TYIEtyZNaz1bf7ip75FGbhEVaWh2PUMn3zkGlYt+zqAtznYB+dFPc31hhuVn3o5X c8UwLDUUJLzTePKPZ0UtzIu4Gm2RYTyRsnUAP0OKP/0WaZRyxnoQMYm5Llg7RBe0 5ZJSWjJPBlv1YMWAHQ0YMZ+MhnFE8k4eV/8WfBQnb2INosgzKfJXEmu6ffAkPqSq jxBsrVQwtOMF2P9VEfdQDv3fs0GKDuZN5ezTFuW59Dt4VYfCUe2FTssSwFBIp5X9 erPJ/nk883rcI6F0PdArNYvWpwPlVSDJyfTxQbYYxVAf8X1ARJCU3PT6iBnGO3i4 d5tveSc8HoOXr4W3eIjn =c9rl -----END PGP SIGNATURE----- Merge tag 'drm-next-2020-12-11' of git://anongit.freedesktop.org/drm/drm Pull drm updates from Dave Airlie: "Not a huge amount of big things here, AMD has support for a few new HW variants (vangogh, green sardine, dimgrey cavefish), Intel has some more DG1 enablement. We have a few big reworks of the TTM layers and interfaces, GEM and atomic internal API reworks cross tree. fbdev is marked orphaned in here as well to reflect the current reality. core: - documentation updates - deprecate DRM_FORMAT_MOD_NONE - atomic crtc enable/disable rework - GEM convert drivers to gem object functions - remove SCATTER_LIST_MAX_SEGMENT sched: - avoid infinite waits ttm: - remove AGP support - don't modify caching for swapout - ttm pinning rework - major TTM reworks - new backend allocator - multihop support vram-helper: - top down BO placement fix - TTM changes - GEM object support displayport: - DP 2.0 DPCD prep work - DP MST extended DPCD caps fbdev: - mark as orphaned amdgpu: - Initial Vangogh support - Green Sardine support - Dimgrey Cavefish support - SG display support for renoir - SMU7 improvements - gfx9+ modiifier support - CI BACO fixes radeon: - expose voltage via hwmon on SUMO amdkfd: - fix unique id handling i915: - more DG1 enablement - bigjoiner support - integer scaling filter support - async flip support - ICL+ DSI command mode - Improve display shutdown - Display refactoring - eLLC machine fbdev loading fix - dma scatterlist fixes - TGL hang fixes - eLLC display buffer caching on SKL+ - MOCS PTE seeting for gen9+ msm: - Shutdown hook - GPU cooling device support - DSI 7nm and 10nm phy/pll updates - sm8150/sm2850 DPU support - GEM locking re-work - LLCC system cache support aspeed: - sysfs output config support ast: - LUT fix - new display mode gma500: - remove 2d framebuffer accel panfrost: - move gpu reset to a worker exynos: - new HDMI mode support mediatek: - MT8167 support - yaml bindings - MIPI DSI phy code moved etnaviv: - new perf counter - more lockdep annotation hibmc: - i2c DDC support ingenic: - pixel clock reset fix - reserved memory support - allow both DMA channels at once - different pixel format support - 30/24/8-bit palette modes tilcdc: - don't keep vblank irq enabled vc4: - new maintainer added - DSI registration fix virtio: - blob resource support - host visible and cross-device support - uuid api support" * tag 'drm-next-2020-12-11' of git://anongit.freedesktop.org/drm/drm: (1754 commits) drm/amdgpu: Initialise drm_gem_object_funcs for imported BOs drm/amdgpu: fix size calculation with stolen vga memory drm/amdgpu: remove amdgpu_ttm_late_init and amdgpu_bo_late_init drm/amdgpu: free the pre-OS console framebuffer after the first modeset drm/amdgpu: enable runtime pm using BACO on CI dGPUs drm/amdgpu/cik: enable BACO reset on Bonaire drm/amd/pm: update smu10.h WORKLOAD_PPLIB setting for raven drm/amd/pm: remove one unsupported smu function for vangogh drm/amd/display: setup system context for APUs drm/amd/display: add S/G support for Vangogh drm/amdkfd: Fix leak in dmabuf import drm/amdgpu: use AMDGPU_NUM_VMID when possible drm/amdgpu: fix sdma instance fw version and feature version init drm/amd/pm: update driver if version for dimgrey_cavefish drm/amd/display: 3.2.115 drm/amd/display: [FW Promotion] Release 0.0.45 drm/amd/display: Revert DCN2.1 dram_clock_change_latency update drm/amd/display: Enable gpu_vm_support for dcn3.01 drm/amd/display: Fixed the audio noise during mode switching with HDCP mode on drm/amd/display: Add wm table for Renoir ...
744 lines
20 KiB
C
744 lines
20 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (C) Fuzhou Rockchip Electronics Co.Ltd
|
|
* Author:
|
|
* Mark Yao <mark.yao@rock-chips.com>
|
|
* Sandy Huang <hjc@rock-chips.com>
|
|
*/
|
|
|
|
#include <linux/clk.h>
|
|
#include <linux/component.h>
|
|
#include <linux/mfd/syscon.h>
|
|
#include <linux/of_graph.h>
|
|
#include <linux/phy/phy.h>
|
|
#include <linux/pinctrl/devinfo.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/pm_runtime.h>
|
|
#include <linux/regmap.h>
|
|
#include <linux/reset.h>
|
|
|
|
#include <drm/drm_atomic_helper.h>
|
|
#include <drm/drm_bridge.h>
|
|
#include <drm/drm_dp_helper.h>
|
|
#include <drm/drm_of.h>
|
|
#include <drm/drm_panel.h>
|
|
#include <drm/drm_probe_helper.h>
|
|
#include <drm/drm_simple_kms_helper.h>
|
|
|
|
#include "rockchip_drm_drv.h"
|
|
#include "rockchip_drm_vop.h"
|
|
#include "rockchip_lvds.h"
|
|
|
|
#define DISPLAY_OUTPUT_RGB 0
|
|
#define DISPLAY_OUTPUT_LVDS 1
|
|
#define DISPLAY_OUTPUT_DUAL_LVDS 2
|
|
|
|
struct rockchip_lvds;
|
|
|
|
#define connector_to_lvds(c) \
|
|
container_of(c, struct rockchip_lvds, connector)
|
|
|
|
#define encoder_to_lvds(c) \
|
|
container_of(c, struct rockchip_lvds, encoder)
|
|
|
|
/**
|
|
* struct rockchip_lvds_soc_data - rockchip lvds Soc private data
|
|
* @probe: LVDS platform probe function
|
|
* @helper_funcs: LVDS connector helper functions
|
|
*/
|
|
struct rockchip_lvds_soc_data {
|
|
int (*probe)(struct platform_device *pdev, struct rockchip_lvds *lvds);
|
|
const struct drm_encoder_helper_funcs *helper_funcs;
|
|
};
|
|
|
|
struct rockchip_lvds {
|
|
struct device *dev;
|
|
void __iomem *regs;
|
|
struct regmap *grf;
|
|
struct clk *pclk;
|
|
struct phy *dphy;
|
|
const struct rockchip_lvds_soc_data *soc_data;
|
|
int output; /* rgb lvds or dual lvds output */
|
|
int format; /* vesa or jeida format */
|
|
struct drm_device *drm_dev;
|
|
struct drm_panel *panel;
|
|
struct drm_bridge *bridge;
|
|
struct drm_connector connector;
|
|
struct drm_encoder encoder;
|
|
struct dev_pin_info *pins;
|
|
};
|
|
|
|
static inline void rk3288_writel(struct rockchip_lvds *lvds, u32 offset,
|
|
u32 val)
|
|
{
|
|
writel_relaxed(val, lvds->regs + offset);
|
|
if (lvds->output == DISPLAY_OUTPUT_LVDS)
|
|
return;
|
|
writel_relaxed(val, lvds->regs + offset + RK3288_LVDS_CH1_OFFSET);
|
|
}
|
|
|
|
static inline int rockchip_lvds_name_to_format(const char *s)
|
|
{
|
|
if (strncmp(s, "jeida-18", 8) == 0)
|
|
return LVDS_JEIDA_18;
|
|
else if (strncmp(s, "jeida-24", 8) == 0)
|
|
return LVDS_JEIDA_24;
|
|
else if (strncmp(s, "vesa-24", 7) == 0)
|
|
return LVDS_VESA_24;
|
|
|
|
return -EINVAL;
|
|
}
|
|
|
|
static inline int rockchip_lvds_name_to_output(const char *s)
|
|
{
|
|
if (strncmp(s, "rgb", 3) == 0)
|
|
return DISPLAY_OUTPUT_RGB;
|
|
else if (strncmp(s, "lvds", 4) == 0)
|
|
return DISPLAY_OUTPUT_LVDS;
|
|
else if (strncmp(s, "duallvds", 8) == 0)
|
|
return DISPLAY_OUTPUT_DUAL_LVDS;
|
|
|
|
return -EINVAL;
|
|
}
|
|
|
|
static const struct drm_connector_funcs rockchip_lvds_connector_funcs = {
|
|
.fill_modes = drm_helper_probe_single_connector_modes,
|
|
.destroy = drm_connector_cleanup,
|
|
.reset = drm_atomic_helper_connector_reset,
|
|
.atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
|
|
.atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
|
|
};
|
|
|
|
static int rockchip_lvds_connector_get_modes(struct drm_connector *connector)
|
|
{
|
|
struct rockchip_lvds *lvds = connector_to_lvds(connector);
|
|
struct drm_panel *panel = lvds->panel;
|
|
|
|
return drm_panel_get_modes(panel, connector);
|
|
}
|
|
|
|
static const
|
|
struct drm_connector_helper_funcs rockchip_lvds_connector_helper_funcs = {
|
|
.get_modes = rockchip_lvds_connector_get_modes,
|
|
};
|
|
|
|
static int
|
|
rockchip_lvds_encoder_atomic_check(struct drm_encoder *encoder,
|
|
struct drm_crtc_state *crtc_state,
|
|
struct drm_connector_state *conn_state)
|
|
{
|
|
struct rockchip_crtc_state *s = to_rockchip_crtc_state(crtc_state);
|
|
|
|
s->output_mode = ROCKCHIP_OUT_MODE_P888;
|
|
s->output_type = DRM_MODE_CONNECTOR_LVDS;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int rk3288_lvds_poweron(struct rockchip_lvds *lvds)
|
|
{
|
|
int ret;
|
|
u32 val;
|
|
|
|
ret = clk_enable(lvds->pclk);
|
|
if (ret < 0) {
|
|
DRM_DEV_ERROR(lvds->dev, "failed to enable lvds pclk %d\n", ret);
|
|
return ret;
|
|
}
|
|
ret = pm_runtime_get_sync(lvds->dev);
|
|
if (ret < 0) {
|
|
DRM_DEV_ERROR(lvds->dev, "failed to get pm runtime: %d\n", ret);
|
|
clk_disable(lvds->pclk);
|
|
return ret;
|
|
}
|
|
val = RK3288_LVDS_CH0_REG0_LANE4_EN | RK3288_LVDS_CH0_REG0_LANE3_EN |
|
|
RK3288_LVDS_CH0_REG0_LANE2_EN | RK3288_LVDS_CH0_REG0_LANE1_EN |
|
|
RK3288_LVDS_CH0_REG0_LANE0_EN;
|
|
if (lvds->output == DISPLAY_OUTPUT_RGB) {
|
|
val |= RK3288_LVDS_CH0_REG0_TTL_EN |
|
|
RK3288_LVDS_CH0_REG0_LANECK_EN;
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REG0, val);
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REG2,
|
|
RK3288_LVDS_PLL_FBDIV_REG2(0x46));
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REG4,
|
|
RK3288_LVDS_CH0_REG4_LANECK_TTL_MODE |
|
|
RK3288_LVDS_CH0_REG4_LANE4_TTL_MODE |
|
|
RK3288_LVDS_CH0_REG4_LANE3_TTL_MODE |
|
|
RK3288_LVDS_CH0_REG4_LANE2_TTL_MODE |
|
|
RK3288_LVDS_CH0_REG4_LANE1_TTL_MODE |
|
|
RK3288_LVDS_CH0_REG4_LANE0_TTL_MODE);
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REG5,
|
|
RK3288_LVDS_CH0_REG5_LANECK_TTL_DATA |
|
|
RK3288_LVDS_CH0_REG5_LANE4_TTL_DATA |
|
|
RK3288_LVDS_CH0_REG5_LANE3_TTL_DATA |
|
|
RK3288_LVDS_CH0_REG5_LANE2_TTL_DATA |
|
|
RK3288_LVDS_CH0_REG5_LANE1_TTL_DATA |
|
|
RK3288_LVDS_CH0_REG5_LANE0_TTL_DATA);
|
|
} else {
|
|
val |= RK3288_LVDS_CH0_REG0_LVDS_EN |
|
|
RK3288_LVDS_CH0_REG0_LANECK_EN;
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REG0, val);
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REG1,
|
|
RK3288_LVDS_CH0_REG1_LANECK_BIAS |
|
|
RK3288_LVDS_CH0_REG1_LANE4_BIAS |
|
|
RK3288_LVDS_CH0_REG1_LANE3_BIAS |
|
|
RK3288_LVDS_CH0_REG1_LANE2_BIAS |
|
|
RK3288_LVDS_CH0_REG1_LANE1_BIAS |
|
|
RK3288_LVDS_CH0_REG1_LANE0_BIAS);
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REG2,
|
|
RK3288_LVDS_CH0_REG2_RESERVE_ON |
|
|
RK3288_LVDS_CH0_REG2_LANECK_LVDS_MODE |
|
|
RK3288_LVDS_CH0_REG2_LANE4_LVDS_MODE |
|
|
RK3288_LVDS_CH0_REG2_LANE3_LVDS_MODE |
|
|
RK3288_LVDS_CH0_REG2_LANE2_LVDS_MODE |
|
|
RK3288_LVDS_CH0_REG2_LANE1_LVDS_MODE |
|
|
RK3288_LVDS_CH0_REG2_LANE0_LVDS_MODE |
|
|
RK3288_LVDS_PLL_FBDIV_REG2(0x46));
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REG4, 0x00);
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REG5, 0x00);
|
|
}
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REG3,
|
|
RK3288_LVDS_PLL_FBDIV_REG3(0x46));
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REGD,
|
|
RK3288_LVDS_PLL_PREDIV_REGD(0x0a));
|
|
rk3288_writel(lvds, RK3288_LVDS_CH0_REG20,
|
|
RK3288_LVDS_CH0_REG20_LSB);
|
|
|
|
rk3288_writel(lvds, RK3288_LVDS_CFG_REGC,
|
|
RK3288_LVDS_CFG_REGC_PLL_ENABLE);
|
|
rk3288_writel(lvds, RK3288_LVDS_CFG_REG21,
|
|
RK3288_LVDS_CFG_REG21_TX_ENABLE);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void rk3288_lvds_poweroff(struct rockchip_lvds *lvds)
|
|
{
|
|
int ret;
|
|
u32 val;
|
|
|
|
rk3288_writel(lvds, RK3288_LVDS_CFG_REG21,
|
|
RK3288_LVDS_CFG_REG21_TX_ENABLE);
|
|
rk3288_writel(lvds, RK3288_LVDS_CFG_REGC,
|
|
RK3288_LVDS_CFG_REGC_PLL_ENABLE);
|
|
val = LVDS_DUAL | LVDS_TTL_EN | LVDS_CH0_EN | LVDS_CH1_EN | LVDS_PWRDN;
|
|
val |= val << 16;
|
|
ret = regmap_write(lvds->grf, RK3288_LVDS_GRF_SOC_CON7, val);
|
|
if (ret != 0)
|
|
DRM_DEV_ERROR(lvds->dev, "Could not write to GRF: %d\n", ret);
|
|
|
|
pm_runtime_put(lvds->dev);
|
|
clk_disable(lvds->pclk);
|
|
}
|
|
|
|
static int rk3288_lvds_grf_config(struct drm_encoder *encoder,
|
|
struct drm_display_mode *mode)
|
|
{
|
|
struct rockchip_lvds *lvds = encoder_to_lvds(encoder);
|
|
u8 pin_hsync = (mode->flags & DRM_MODE_FLAG_PHSYNC) ? 1 : 0;
|
|
u8 pin_dclk = (mode->flags & DRM_MODE_FLAG_PCSYNC) ? 1 : 0;
|
|
u32 val;
|
|
int ret;
|
|
|
|
/* iomux to LCD data/sync mode */
|
|
if (lvds->output == DISPLAY_OUTPUT_RGB)
|
|
if (lvds->pins && !IS_ERR(lvds->pins->default_state))
|
|
pinctrl_select_state(lvds->pins->p,
|
|
lvds->pins->default_state);
|
|
val = lvds->format | LVDS_CH0_EN;
|
|
if (lvds->output == DISPLAY_OUTPUT_RGB)
|
|
val |= LVDS_TTL_EN | LVDS_CH1_EN;
|
|
else if (lvds->output == DISPLAY_OUTPUT_DUAL_LVDS)
|
|
val |= LVDS_DUAL | LVDS_CH1_EN;
|
|
|
|
if ((mode->htotal - mode->hsync_start) & 0x01)
|
|
val |= LVDS_START_PHASE_RST_1;
|
|
|
|
val |= (pin_dclk << 8) | (pin_hsync << 9);
|
|
val |= (0xffff << 16);
|
|
ret = regmap_write(lvds->grf, RK3288_LVDS_GRF_SOC_CON7, val);
|
|
if (ret)
|
|
DRM_DEV_ERROR(lvds->dev, "Could not write to GRF: %d\n", ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int rk3288_lvds_set_vop_source(struct rockchip_lvds *lvds,
|
|
struct drm_encoder *encoder)
|
|
{
|
|
u32 val;
|
|
int ret;
|
|
|
|
ret = drm_of_encoder_active_endpoint_id(lvds->dev->of_node, encoder);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
val = RK3288_LVDS_SOC_CON6_SEL_VOP_LIT << 16;
|
|
if (ret)
|
|
val |= RK3288_LVDS_SOC_CON6_SEL_VOP_LIT;
|
|
|
|
ret = regmap_write(lvds->grf, RK3288_LVDS_GRF_SOC_CON6, val);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void rk3288_lvds_encoder_enable(struct drm_encoder *encoder)
|
|
{
|
|
struct rockchip_lvds *lvds = encoder_to_lvds(encoder);
|
|
struct drm_display_mode *mode = &encoder->crtc->state->adjusted_mode;
|
|
int ret;
|
|
|
|
drm_panel_prepare(lvds->panel);
|
|
|
|
ret = rk3288_lvds_poweron(lvds);
|
|
if (ret < 0) {
|
|
DRM_DEV_ERROR(lvds->dev, "failed to power on LVDS: %d\n", ret);
|
|
drm_panel_unprepare(lvds->panel);
|
|
return;
|
|
}
|
|
|
|
ret = rk3288_lvds_grf_config(encoder, mode);
|
|
if (ret) {
|
|
DRM_DEV_ERROR(lvds->dev, "failed to configure LVDS: %d\n", ret);
|
|
drm_panel_unprepare(lvds->panel);
|
|
return;
|
|
}
|
|
|
|
ret = rk3288_lvds_set_vop_source(lvds, encoder);
|
|
if (ret) {
|
|
DRM_DEV_ERROR(lvds->dev, "failed to set VOP source: %d\n", ret);
|
|
drm_panel_unprepare(lvds->panel);
|
|
return;
|
|
}
|
|
|
|
drm_panel_enable(lvds->panel);
|
|
}
|
|
|
|
static void rk3288_lvds_encoder_disable(struct drm_encoder *encoder)
|
|
{
|
|
struct rockchip_lvds *lvds = encoder_to_lvds(encoder);
|
|
|
|
drm_panel_disable(lvds->panel);
|
|
rk3288_lvds_poweroff(lvds);
|
|
drm_panel_unprepare(lvds->panel);
|
|
}
|
|
|
|
static int px30_lvds_poweron(struct rockchip_lvds *lvds)
|
|
{
|
|
int ret;
|
|
|
|
ret = pm_runtime_get_sync(lvds->dev);
|
|
if (ret < 0) {
|
|
DRM_DEV_ERROR(lvds->dev, "failed to get pm runtime: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
/* Enable LVDS mode */
|
|
return regmap_update_bits(lvds->grf, PX30_LVDS_GRF_PD_VO_CON1,
|
|
PX30_LVDS_MODE_EN(1) | PX30_LVDS_P2S_EN(1),
|
|
PX30_LVDS_MODE_EN(1) | PX30_LVDS_P2S_EN(1));
|
|
}
|
|
|
|
static void px30_lvds_poweroff(struct rockchip_lvds *lvds)
|
|
{
|
|
regmap_update_bits(lvds->grf, PX30_LVDS_GRF_PD_VO_CON1,
|
|
PX30_LVDS_MODE_EN(1) | PX30_LVDS_P2S_EN(1),
|
|
PX30_LVDS_MODE_EN(0) | PX30_LVDS_P2S_EN(0));
|
|
|
|
pm_runtime_put(lvds->dev);
|
|
}
|
|
|
|
static int px30_lvds_grf_config(struct drm_encoder *encoder,
|
|
struct drm_display_mode *mode)
|
|
{
|
|
struct rockchip_lvds *lvds = encoder_to_lvds(encoder);
|
|
|
|
if (lvds->output != DISPLAY_OUTPUT_LVDS) {
|
|
DRM_DEV_ERROR(lvds->dev, "Unsupported display output %d\n",
|
|
lvds->output);
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* Set format */
|
|
return regmap_update_bits(lvds->grf, PX30_LVDS_GRF_PD_VO_CON1,
|
|
PX30_LVDS_FORMAT(lvds->format),
|
|
PX30_LVDS_FORMAT(lvds->format));
|
|
}
|
|
|
|
static int px30_lvds_set_vop_source(struct rockchip_lvds *lvds,
|
|
struct drm_encoder *encoder)
|
|
{
|
|
int vop;
|
|
|
|
vop = drm_of_encoder_active_endpoint_id(lvds->dev->of_node, encoder);
|
|
if (vop < 0)
|
|
return vop;
|
|
|
|
return regmap_update_bits(lvds->grf, PX30_LVDS_GRF_PD_VO_CON1,
|
|
PX30_LVDS_VOP_SEL(1),
|
|
PX30_LVDS_VOP_SEL(vop));
|
|
}
|
|
|
|
static void px30_lvds_encoder_enable(struct drm_encoder *encoder)
|
|
{
|
|
struct rockchip_lvds *lvds = encoder_to_lvds(encoder);
|
|
struct drm_display_mode *mode = &encoder->crtc->state->adjusted_mode;
|
|
int ret;
|
|
|
|
drm_panel_prepare(lvds->panel);
|
|
|
|
ret = px30_lvds_poweron(lvds);
|
|
if (ret) {
|
|
DRM_DEV_ERROR(lvds->dev, "failed to power on LVDS: %d\n", ret);
|
|
drm_panel_unprepare(lvds->panel);
|
|
return;
|
|
}
|
|
|
|
ret = px30_lvds_grf_config(encoder, mode);
|
|
if (ret) {
|
|
DRM_DEV_ERROR(lvds->dev, "failed to configure LVDS: %d\n", ret);
|
|
drm_panel_unprepare(lvds->panel);
|
|
return;
|
|
}
|
|
|
|
ret = px30_lvds_set_vop_source(lvds, encoder);
|
|
if (ret) {
|
|
DRM_DEV_ERROR(lvds->dev, "failed to set VOP source: %d\n", ret);
|
|
drm_panel_unprepare(lvds->panel);
|
|
return;
|
|
}
|
|
|
|
drm_panel_enable(lvds->panel);
|
|
}
|
|
|
|
static void px30_lvds_encoder_disable(struct drm_encoder *encoder)
|
|
{
|
|
struct rockchip_lvds *lvds = encoder_to_lvds(encoder);
|
|
|
|
drm_panel_disable(lvds->panel);
|
|
px30_lvds_poweroff(lvds);
|
|
drm_panel_unprepare(lvds->panel);
|
|
}
|
|
|
|
static const
|
|
struct drm_encoder_helper_funcs rk3288_lvds_encoder_helper_funcs = {
|
|
.enable = rk3288_lvds_encoder_enable,
|
|
.disable = rk3288_lvds_encoder_disable,
|
|
.atomic_check = rockchip_lvds_encoder_atomic_check,
|
|
};
|
|
|
|
static const
|
|
struct drm_encoder_helper_funcs px30_lvds_encoder_helper_funcs = {
|
|
.enable = px30_lvds_encoder_enable,
|
|
.disable = px30_lvds_encoder_disable,
|
|
.atomic_check = rockchip_lvds_encoder_atomic_check,
|
|
};
|
|
|
|
static int rk3288_lvds_probe(struct platform_device *pdev,
|
|
struct rockchip_lvds *lvds)
|
|
{
|
|
struct resource *res;
|
|
int ret;
|
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
lvds->regs = devm_ioremap_resource(lvds->dev, res);
|
|
if (IS_ERR(lvds->regs))
|
|
return PTR_ERR(lvds->regs);
|
|
|
|
lvds->pclk = devm_clk_get(lvds->dev, "pclk_lvds");
|
|
if (IS_ERR(lvds->pclk)) {
|
|
DRM_DEV_ERROR(lvds->dev, "could not get pclk_lvds\n");
|
|
return PTR_ERR(lvds->pclk);
|
|
}
|
|
|
|
lvds->pins = devm_kzalloc(lvds->dev, sizeof(*lvds->pins),
|
|
GFP_KERNEL);
|
|
if (!lvds->pins)
|
|
return -ENOMEM;
|
|
|
|
lvds->pins->p = devm_pinctrl_get(lvds->dev);
|
|
if (IS_ERR(lvds->pins->p)) {
|
|
DRM_DEV_ERROR(lvds->dev, "no pinctrl handle\n");
|
|
devm_kfree(lvds->dev, lvds->pins);
|
|
lvds->pins = NULL;
|
|
} else {
|
|
lvds->pins->default_state =
|
|
pinctrl_lookup_state(lvds->pins->p, "lcdc");
|
|
if (IS_ERR(lvds->pins->default_state)) {
|
|
DRM_DEV_ERROR(lvds->dev, "no default pinctrl state\n");
|
|
devm_kfree(lvds->dev, lvds->pins);
|
|
lvds->pins = NULL;
|
|
}
|
|
}
|
|
|
|
ret = clk_prepare(lvds->pclk);
|
|
if (ret < 0) {
|
|
DRM_DEV_ERROR(lvds->dev, "failed to prepare pclk_lvds\n");
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int px30_lvds_probe(struct platform_device *pdev,
|
|
struct rockchip_lvds *lvds)
|
|
{
|
|
int ret;
|
|
|
|
/* MSB */
|
|
ret = regmap_update_bits(lvds->grf, PX30_LVDS_GRF_PD_VO_CON1,
|
|
PX30_LVDS_MSBSEL(1),
|
|
PX30_LVDS_MSBSEL(1));
|
|
if (ret)
|
|
return ret;
|
|
|
|
/* PHY */
|
|
lvds->dphy = devm_phy_get(&pdev->dev, "dphy");
|
|
if (IS_ERR(lvds->dphy))
|
|
return PTR_ERR(lvds->dphy);
|
|
|
|
phy_init(lvds->dphy);
|
|
if (ret)
|
|
return ret;
|
|
|
|
phy_set_mode(lvds->dphy, PHY_MODE_LVDS);
|
|
if (ret)
|
|
return ret;
|
|
|
|
return phy_power_on(lvds->dphy);
|
|
}
|
|
|
|
static const struct rockchip_lvds_soc_data rk3288_lvds_data = {
|
|
.probe = rk3288_lvds_probe,
|
|
.helper_funcs = &rk3288_lvds_encoder_helper_funcs,
|
|
};
|
|
|
|
static const struct rockchip_lvds_soc_data px30_lvds_data = {
|
|
.probe = px30_lvds_probe,
|
|
.helper_funcs = &px30_lvds_encoder_helper_funcs,
|
|
};
|
|
|
|
static const struct of_device_id rockchip_lvds_dt_ids[] = {
|
|
{
|
|
.compatible = "rockchip,rk3288-lvds",
|
|
.data = &rk3288_lvds_data
|
|
},
|
|
{
|
|
.compatible = "rockchip,px30-lvds",
|
|
.data = &px30_lvds_data
|
|
},
|
|
{}
|
|
};
|
|
MODULE_DEVICE_TABLE(of, rockchip_lvds_dt_ids);
|
|
|
|
static int rockchip_lvds_bind(struct device *dev, struct device *master,
|
|
void *data)
|
|
{
|
|
struct rockchip_lvds *lvds = dev_get_drvdata(dev);
|
|
struct drm_device *drm_dev = data;
|
|
struct drm_encoder *encoder;
|
|
struct drm_connector *connector;
|
|
struct device_node *remote = NULL;
|
|
struct device_node *port, *endpoint;
|
|
int ret = 0, child_count = 0;
|
|
const char *name;
|
|
u32 endpoint_id = 0;
|
|
|
|
lvds->drm_dev = drm_dev;
|
|
port = of_graph_get_port_by_id(dev->of_node, 1);
|
|
if (!port) {
|
|
DRM_DEV_ERROR(dev,
|
|
"can't found port point, please init lvds panel port!\n");
|
|
return -EINVAL;
|
|
}
|
|
for_each_child_of_node(port, endpoint) {
|
|
child_count++;
|
|
of_property_read_u32(endpoint, "reg", &endpoint_id);
|
|
ret = drm_of_find_panel_or_bridge(dev->of_node, 1, endpoint_id,
|
|
&lvds->panel, &lvds->bridge);
|
|
if (!ret) {
|
|
of_node_put(endpoint);
|
|
break;
|
|
}
|
|
}
|
|
if (!child_count) {
|
|
DRM_DEV_ERROR(dev, "lvds port does not have any children\n");
|
|
ret = -EINVAL;
|
|
goto err_put_port;
|
|
} else if (ret) {
|
|
DRM_DEV_ERROR(dev, "failed to find panel and bridge node\n");
|
|
ret = -EPROBE_DEFER;
|
|
goto err_put_port;
|
|
}
|
|
if (lvds->panel)
|
|
remote = lvds->panel->dev->of_node;
|
|
else
|
|
remote = lvds->bridge->of_node;
|
|
if (of_property_read_string(dev->of_node, "rockchip,output", &name))
|
|
/* default set it as output rgb */
|
|
lvds->output = DISPLAY_OUTPUT_RGB;
|
|
else
|
|
lvds->output = rockchip_lvds_name_to_output(name);
|
|
|
|
if (lvds->output < 0) {
|
|
DRM_DEV_ERROR(dev, "invalid output type [%s]\n", name);
|
|
ret = lvds->output;
|
|
goto err_put_remote;
|
|
}
|
|
|
|
if (of_property_read_string(remote, "data-mapping", &name))
|
|
/* default set it as format vesa 18 */
|
|
lvds->format = LVDS_VESA_18;
|
|
else
|
|
lvds->format = rockchip_lvds_name_to_format(name);
|
|
|
|
if (lvds->format < 0) {
|
|
DRM_DEV_ERROR(dev, "invalid data-mapping format [%s]\n", name);
|
|
ret = lvds->format;
|
|
goto err_put_remote;
|
|
}
|
|
|
|
encoder = &lvds->encoder;
|
|
encoder->possible_crtcs = drm_of_find_possible_crtcs(drm_dev,
|
|
dev->of_node);
|
|
|
|
ret = drm_simple_encoder_init(drm_dev, encoder, DRM_MODE_ENCODER_LVDS);
|
|
if (ret < 0) {
|
|
DRM_DEV_ERROR(drm_dev->dev,
|
|
"failed to initialize encoder: %d\n", ret);
|
|
goto err_put_remote;
|
|
}
|
|
|
|
drm_encoder_helper_add(encoder, lvds->soc_data->helper_funcs);
|
|
|
|
if (lvds->panel) {
|
|
connector = &lvds->connector;
|
|
connector->dpms = DRM_MODE_DPMS_OFF;
|
|
ret = drm_connector_init(drm_dev, connector,
|
|
&rockchip_lvds_connector_funcs,
|
|
DRM_MODE_CONNECTOR_LVDS);
|
|
if (ret < 0) {
|
|
DRM_DEV_ERROR(drm_dev->dev,
|
|
"failed to initialize connector: %d\n", ret);
|
|
goto err_free_encoder;
|
|
}
|
|
|
|
drm_connector_helper_add(connector,
|
|
&rockchip_lvds_connector_helper_funcs);
|
|
|
|
ret = drm_connector_attach_encoder(connector, encoder);
|
|
if (ret < 0) {
|
|
DRM_DEV_ERROR(drm_dev->dev,
|
|
"failed to attach encoder: %d\n", ret);
|
|
goto err_free_connector;
|
|
}
|
|
} else {
|
|
ret = drm_bridge_attach(encoder, lvds->bridge, NULL, 0);
|
|
if (ret) {
|
|
DRM_DEV_ERROR(drm_dev->dev,
|
|
"failed to attach bridge: %d\n", ret);
|
|
goto err_free_encoder;
|
|
}
|
|
}
|
|
|
|
pm_runtime_enable(dev);
|
|
of_node_put(remote);
|
|
of_node_put(port);
|
|
|
|
return 0;
|
|
|
|
err_free_connector:
|
|
drm_connector_cleanup(connector);
|
|
err_free_encoder:
|
|
drm_encoder_cleanup(encoder);
|
|
err_put_remote:
|
|
of_node_put(remote);
|
|
err_put_port:
|
|
of_node_put(port);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void rockchip_lvds_unbind(struct device *dev, struct device *master,
|
|
void *data)
|
|
{
|
|
struct rockchip_lvds *lvds = dev_get_drvdata(dev);
|
|
const struct drm_encoder_helper_funcs *encoder_funcs;
|
|
|
|
encoder_funcs = lvds->soc_data->helper_funcs;
|
|
encoder_funcs->disable(&lvds->encoder);
|
|
pm_runtime_disable(dev);
|
|
drm_connector_cleanup(&lvds->connector);
|
|
drm_encoder_cleanup(&lvds->encoder);
|
|
}
|
|
|
|
static const struct component_ops rockchip_lvds_component_ops = {
|
|
.bind = rockchip_lvds_bind,
|
|
.unbind = rockchip_lvds_unbind,
|
|
};
|
|
|
|
static int rockchip_lvds_probe(struct platform_device *pdev)
|
|
{
|
|
struct device *dev = &pdev->dev;
|
|
struct rockchip_lvds *lvds;
|
|
const struct of_device_id *match;
|
|
int ret;
|
|
|
|
if (!dev->of_node)
|
|
return -ENODEV;
|
|
|
|
lvds = devm_kzalloc(&pdev->dev, sizeof(*lvds), GFP_KERNEL);
|
|
if (!lvds)
|
|
return -ENOMEM;
|
|
|
|
lvds->dev = dev;
|
|
match = of_match_node(rockchip_lvds_dt_ids, dev->of_node);
|
|
if (!match)
|
|
return -ENODEV;
|
|
lvds->soc_data = match->data;
|
|
|
|
lvds->grf = syscon_regmap_lookup_by_phandle(dev->of_node,
|
|
"rockchip,grf");
|
|
if (IS_ERR(lvds->grf)) {
|
|
DRM_DEV_ERROR(dev, "missing rockchip,grf property\n");
|
|
return PTR_ERR(lvds->grf);
|
|
}
|
|
|
|
ret = lvds->soc_data->probe(pdev, lvds);
|
|
if (ret) {
|
|
DRM_DEV_ERROR(dev, "Platform initialization failed\n");
|
|
return ret;
|
|
}
|
|
|
|
dev_set_drvdata(dev, lvds);
|
|
|
|
ret = component_add(&pdev->dev, &rockchip_lvds_component_ops);
|
|
if (ret < 0) {
|
|
DRM_DEV_ERROR(dev, "failed to add component\n");
|
|
clk_unprepare(lvds->pclk);
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int rockchip_lvds_remove(struct platform_device *pdev)
|
|
{
|
|
struct rockchip_lvds *lvds = dev_get_drvdata(&pdev->dev);
|
|
|
|
component_del(&pdev->dev, &rockchip_lvds_component_ops);
|
|
clk_unprepare(lvds->pclk);
|
|
|
|
return 0;
|
|
}
|
|
|
|
struct platform_driver rockchip_lvds_driver = {
|
|
.probe = rockchip_lvds_probe,
|
|
.remove = rockchip_lvds_remove,
|
|
.driver = {
|
|
.name = "rockchip-lvds",
|
|
.of_match_table = of_match_ptr(rockchip_lvds_dt_ids),
|
|
},
|
|
};
|