forked from Minki/linux
f21fb3ed36
Following patch V8 adds support for Cavium Liquidio pci express based 10Gig ethernet adapters. 1) Consolidated all debug macros to either call dev_* or netdev_* macros directly, feedback from previous patch. 2) Changed soft commands to avoid crash when running in interrupt context. 3) Fixed link status not reflecting correct status when NetworkManager is running. Added MODULE_FIRMWARE declarations. Following were the previous patches. Patch V7: 1) Minor comments from v6 release regarding debug statements. 2) Fix for large multicast lists. 3) Fixed lockup issue if port initialization fails. 4) Enabled MSI by default. https://patchwork.ozlabs.org/patch/464441/ Patch V6: 1) Addressed the uint64 vs u64 issue, feedback from previous patch. 2) Consolidated some receive processing routines. 3) Removed link status polling method. https://patchwork.ozlabs.org/patch/459514/ Patch V5: Based on the feedback from earlier patches with regards to consolidation of common functions like device init, register programming for cn66xx and cn68xx devices. https://patchwork.ozlabs.org/patch/438979/ Patch V4: Following were the changes based on the feedback from earlier patch: 1) Added mmiowb while synchronizing queue updates and other hw interactions. 2) Statistics will now be incremented non-atomically per each ring. liquidio_get_stats will add stats of each ring while reporting the total statistics counts. 3) Modified liquidio_ioctl to return proper return codes. 4) Modified device naming to use standard Ethernet naming. 5) Global function names in the driver will have lio_/liquidio_/octeon_ prefix. 6) Ethtool related changes for: Removed redundant stats and jiffies. Use default ethtool handler of link status. Speed setting will make use of ethtool_cmd_speed_set. 7) Added checks for pci_map_* return codes. 8) Check for signals while waiting in interruptible mode https://patchwork.ozlabs.org/patch/435073/ Patch v3: Implemented feedback from previous patch like: Removed NAPI Config and DEBUG config options, added BQL and xmit_more support. https://patchwork.ozlabs.org/patch/422749/ Patch V2: Implemented feedback from previous patch. https://patchwork.ozlabs.org/patch/413539/ First Patch: https://patchwork.ozlabs.org/patch/412946/ Signed-off-by: Derek Chickles <derek.chickles@caviumnetworks.com> Signed-off-by: Satanand Burla <satananda.burla@caviumnetworks.com> Signed-off-by: Felix Manlunas <felix.manlunas@caviumnetworks.com> Signed-off-by: Robert Richter <Robert.Richter@caviumnetworks.com> Signed-off-by: Aleksey Makarov <Aleksey.Makarov@caviumnetworks.com> Signed-off-by: Raghu Vatsavayi <raghu.vatsavayi@caviumnetworks.com> Signed-off-by: David S. Miller <davem@davemloft.net>
108 lines
3.9 KiB
C
108 lines
3.9 KiB
C
/**********************************************************************
|
|
* Author: Cavium, Inc.
|
|
*
|
|
* Contact: support@cavium.com
|
|
* Please include "LiquidIO" in the subject.
|
|
*
|
|
* Copyright (c) 2003-2015 Cavium, Inc.
|
|
*
|
|
* This file is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License, Version 2, as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This file is distributed in the hope that it will be useful, but
|
|
* AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
|
|
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
|
|
* NONINFRINGEMENT. See the GNU General Public License for more
|
|
* details.
|
|
*
|
|
* This file may also be available under a different license from Cavium.
|
|
* Contact Cavium, Inc. for more information
|
|
**********************************************************************/
|
|
|
|
/*! \file cn66xx_device.h
|
|
* \brief Host Driver: Routines that perform CN66XX specific operations.
|
|
*/
|
|
|
|
#ifndef __CN66XX_DEVICE_H__
|
|
#define __CN66XX_DEVICE_H__
|
|
|
|
/* Register address and configuration for a CN6XXX devices.
|
|
* If device specific changes need to be made then add a struct to include
|
|
* device specific fields as shown in the commented section
|
|
*/
|
|
struct octeon_cn6xxx {
|
|
/** PCI interrupt summary register */
|
|
u8 __iomem *intr_sum_reg64;
|
|
|
|
/** PCI interrupt enable register */
|
|
u8 __iomem *intr_enb_reg64;
|
|
|
|
/** The PCI interrupt mask used by interrupt handler */
|
|
u64 intr_mask64;
|
|
|
|
struct octeon_config *conf;
|
|
|
|
/* Example additional fields - not used currently
|
|
* struct {
|
|
* }cn6xyz;
|
|
*/
|
|
|
|
/* For the purpose of atomic access to interrupt enable reg */
|
|
spinlock_t lock_for_droq_int_enb_reg;
|
|
|
|
};
|
|
|
|
enum octeon_pcie_mps {
|
|
PCIE_MPS_DEFAULT = -1, /* Use the default setup by BIOS */
|
|
PCIE_MPS_128B = 0,
|
|
PCIE_MPS_256B = 1
|
|
};
|
|
|
|
enum octeon_pcie_mrrs {
|
|
PCIE_MRRS_DEFAULT = -1, /* Use the default setup by BIOS */
|
|
PCIE_MRRS_128B = 0,
|
|
PCIE_MRRS_256B = 1,
|
|
PCIE_MRRS_512B = 2,
|
|
PCIE_MRRS_1024B = 3,
|
|
PCIE_MRRS_2048B = 4,
|
|
PCIE_MRRS_4096B = 5
|
|
};
|
|
|
|
/* Common functions for 66xx and 68xx */
|
|
int lio_cn6xxx_soft_reset(struct octeon_device *oct);
|
|
void lio_cn6xxx_enable_error_reporting(struct octeon_device *oct);
|
|
void lio_cn6xxx_setup_pcie_mps(struct octeon_device *oct,
|
|
enum octeon_pcie_mps mps);
|
|
void lio_cn6xxx_setup_pcie_mrrs(struct octeon_device *oct,
|
|
enum octeon_pcie_mrrs mrrs);
|
|
void lio_cn6xxx_setup_global_input_regs(struct octeon_device *oct);
|
|
void lio_cn6xxx_setup_global_output_regs(struct octeon_device *oct);
|
|
void lio_cn6xxx_setup_iq_regs(struct octeon_device *oct, u32 iq_no);
|
|
void lio_cn6xxx_setup_oq_regs(struct octeon_device *oct, u32 oq_no);
|
|
void lio_cn6xxx_enable_io_queues(struct octeon_device *oct);
|
|
void lio_cn6xxx_disable_io_queues(struct octeon_device *oct);
|
|
void lio_cn6xxx_process_pcie_error_intr(struct octeon_device *oct, u64 intr64);
|
|
int lio_cn6xxx_process_droq_intr_regs(struct octeon_device *oct);
|
|
irqreturn_t lio_cn6xxx_process_interrupt_regs(void *dev);
|
|
void lio_cn6xxx_reinit_regs(struct octeon_device *oct);
|
|
void lio_cn6xxx_bar1_idx_setup(struct octeon_device *oct, u64 core_addr,
|
|
u32 idx, int valid);
|
|
void lio_cn6xxx_bar1_idx_write(struct octeon_device *oct, u32 idx, u32 mask);
|
|
u32 lio_cn6xxx_bar1_idx_read(struct octeon_device *oct, u32 idx);
|
|
u32
|
|
lio_cn6xxx_update_read_index(struct octeon_device *oct __attribute__((unused)),
|
|
struct octeon_instr_queue *iq);
|
|
void lio_cn6xxx_enable_interrupt(void *chip);
|
|
void lio_cn6xxx_disable_interrupt(void *chip);
|
|
void cn6xxx_get_pcie_qlmport(struct octeon_device *oct);
|
|
void lio_cn6xxx_setup_reg_address(struct octeon_device *oct, void *chip,
|
|
struct octeon_reg_list *reg_list);
|
|
u32 lio_cn6xxx_coprocessor_clock(struct octeon_device *oct);
|
|
u32 lio_cn6xxx_get_oq_ticks(struct octeon_device *oct, u32 time_intr_in_us);
|
|
int lio_setup_cn66xx_octeon_device(struct octeon_device *);
|
|
int lio_validate_cn6xxx_config_info(struct octeon_device *oct,
|
|
struct octeon_config *);
|
|
|
|
#endif
|