f8c6455bb0
When processing received traffic, pass CHECKSUM_COMPLETE status to the stack, with calculated checksum for non TCP/UDP packets (such as GRE or ICMP). Although the stack expects checksum which doesn't include the pseudo header, the HW adds it. To address that, we are subtracting the pseudo header checksum from the checksum value provided by the HW. In the IPv6 case, we also compute/add the IP header checksum which is not added by the HW for such packets. Cc: Jerry Chu <hkchu@google.com> Signed-off-by: Shani Michaeli <shanim@mellanox.com> Signed-off-by: Matan Barak <matanb@mellanox.com> Signed-off-by: Or Gerlitz <ogerlitz@mellanox.com> Signed-off-by: David S. Miller <davem@davemloft.net>
247 lines
8.5 KiB
C
247 lines
8.5 KiB
C
/*
|
|
* Copyright (c) 2007 Mellanox Technologies. All rights reserved.
|
|
*
|
|
* This software is available to you under a choice of one of two
|
|
* licenses. You may choose to be licensed under the terms of the GNU
|
|
* General Public License (GPL) Version 2, available from the file
|
|
* COPYING in the main directory of this source tree, or the
|
|
* OpenIB.org BSD license below:
|
|
*
|
|
* Redistribution and use in source and binary forms, with or
|
|
* without modification, are permitted provided that the following
|
|
* conditions are met:
|
|
*
|
|
* - Redistributions of source code must retain the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer.
|
|
*
|
|
* - Redistributions in binary form must reproduce the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer in the documentation and/or other materials
|
|
* provided with the distribution.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
|
|
#include <linux/if_vlan.h>
|
|
|
|
#include <linux/mlx4/device.h>
|
|
#include <linux/mlx4/cmd.h>
|
|
|
|
#include "en_port.h"
|
|
#include "mlx4_en.h"
|
|
|
|
|
|
int mlx4_SET_VLAN_FLTR(struct mlx4_dev *dev, struct mlx4_en_priv *priv)
|
|
{
|
|
struct mlx4_cmd_mailbox *mailbox;
|
|
struct mlx4_set_vlan_fltr_mbox *filter;
|
|
int i;
|
|
int j;
|
|
int index = 0;
|
|
u32 entry;
|
|
int err = 0;
|
|
|
|
mailbox = mlx4_alloc_cmd_mailbox(dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
|
|
filter = mailbox->buf;
|
|
for (i = VLAN_FLTR_SIZE - 1; i >= 0; i--) {
|
|
entry = 0;
|
|
for (j = 0; j < 32; j++)
|
|
if (test_bit(index++, priv->active_vlans))
|
|
entry |= 1 << j;
|
|
filter->entry[i] = cpu_to_be32(entry);
|
|
}
|
|
err = mlx4_cmd(dev, mailbox->dma, priv->port, 0, MLX4_CMD_SET_VLAN_FLTR,
|
|
MLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED);
|
|
mlx4_free_cmd_mailbox(dev, mailbox);
|
|
return err;
|
|
}
|
|
|
|
int mlx4_en_QUERY_PORT(struct mlx4_en_dev *mdev, u8 port)
|
|
{
|
|
struct mlx4_en_query_port_context *qport_context;
|
|
struct mlx4_en_priv *priv = netdev_priv(mdev->pndev[port]);
|
|
struct mlx4_en_port_state *state = &priv->port_state;
|
|
struct mlx4_cmd_mailbox *mailbox;
|
|
int err;
|
|
|
|
mailbox = mlx4_alloc_cmd_mailbox(mdev->dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
err = mlx4_cmd_box(mdev->dev, 0, mailbox->dma, port, 0,
|
|
MLX4_CMD_QUERY_PORT, MLX4_CMD_TIME_CLASS_B,
|
|
MLX4_CMD_WRAPPED);
|
|
if (err)
|
|
goto out;
|
|
qport_context = mailbox->buf;
|
|
|
|
/* This command is always accessed from Ethtool context
|
|
* already synchronized, no need in locking */
|
|
state->link_state = !!(qport_context->link_up & MLX4_EN_LINK_UP_MASK);
|
|
switch (qport_context->link_speed & MLX4_EN_SPEED_MASK) {
|
|
case MLX4_EN_100M_SPEED:
|
|
state->link_speed = SPEED_100;
|
|
break;
|
|
case MLX4_EN_1G_SPEED:
|
|
state->link_speed = SPEED_1000;
|
|
break;
|
|
case MLX4_EN_10G_SPEED_XAUI:
|
|
case MLX4_EN_10G_SPEED_XFI:
|
|
state->link_speed = SPEED_10000;
|
|
break;
|
|
case MLX4_EN_20G_SPEED:
|
|
state->link_speed = SPEED_20000;
|
|
break;
|
|
case MLX4_EN_40G_SPEED:
|
|
state->link_speed = SPEED_40000;
|
|
break;
|
|
case MLX4_EN_56G_SPEED:
|
|
state->link_speed = SPEED_56000;
|
|
break;
|
|
default:
|
|
state->link_speed = -1;
|
|
break;
|
|
}
|
|
|
|
state->transceiver = qport_context->transceiver;
|
|
|
|
state->flags = 0; /* Reset and recalculate the port flags */
|
|
state->flags |= (qport_context->link_up & MLX4_EN_ANC_MASK) ?
|
|
MLX4_EN_PORT_ANC : 0;
|
|
state->flags |= (qport_context->autoneg & MLX4_EN_AUTONEG_MASK) ?
|
|
MLX4_EN_PORT_ANE : 0;
|
|
|
|
out:
|
|
mlx4_free_cmd_mailbox(mdev->dev, mailbox);
|
|
return err;
|
|
}
|
|
|
|
int mlx4_en_DUMP_ETH_STATS(struct mlx4_en_dev *mdev, u8 port, u8 reset)
|
|
{
|
|
struct mlx4_en_stat_out_mbox *mlx4_en_stats;
|
|
struct mlx4_en_priv *priv = netdev_priv(mdev->pndev[port]);
|
|
struct net_device_stats *stats = &priv->stats;
|
|
struct mlx4_cmd_mailbox *mailbox;
|
|
u64 in_mod = reset << 8 | port;
|
|
int err;
|
|
int i;
|
|
|
|
mailbox = mlx4_alloc_cmd_mailbox(mdev->dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
err = mlx4_cmd_box(mdev->dev, 0, mailbox->dma, in_mod, 0,
|
|
MLX4_CMD_DUMP_ETH_STATS, MLX4_CMD_TIME_CLASS_B,
|
|
MLX4_CMD_WRAPPED);
|
|
if (err)
|
|
goto out;
|
|
|
|
mlx4_en_stats = mailbox->buf;
|
|
|
|
spin_lock_bh(&priv->stats_lock);
|
|
|
|
stats->rx_packets = 0;
|
|
stats->rx_bytes = 0;
|
|
priv->port_stats.rx_chksum_good = 0;
|
|
priv->port_stats.rx_chksum_none = 0;
|
|
priv->port_stats.rx_chksum_complete = 0;
|
|
for (i = 0; i < priv->rx_ring_num; i++) {
|
|
stats->rx_packets += priv->rx_ring[i]->packets;
|
|
stats->rx_bytes += priv->rx_ring[i]->bytes;
|
|
priv->port_stats.rx_chksum_good += priv->rx_ring[i]->csum_ok;
|
|
priv->port_stats.rx_chksum_none += priv->rx_ring[i]->csum_none;
|
|
priv->port_stats.rx_chksum_complete += priv->rx_ring[i]->csum_complete;
|
|
}
|
|
stats->tx_packets = 0;
|
|
stats->tx_bytes = 0;
|
|
priv->port_stats.tx_chksum_offload = 0;
|
|
priv->port_stats.queue_stopped = 0;
|
|
priv->port_stats.wake_queue = 0;
|
|
priv->port_stats.tso_packets = 0;
|
|
priv->port_stats.xmit_more = 0;
|
|
|
|
for (i = 0; i < priv->tx_ring_num; i++) {
|
|
const struct mlx4_en_tx_ring *ring = priv->tx_ring[i];
|
|
|
|
stats->tx_packets += ring->packets;
|
|
stats->tx_bytes += ring->bytes;
|
|
priv->port_stats.tx_chksum_offload += ring->tx_csum;
|
|
priv->port_stats.queue_stopped += ring->queue_stopped;
|
|
priv->port_stats.wake_queue += ring->wake_queue;
|
|
priv->port_stats.tso_packets += ring->tso_packets;
|
|
priv->port_stats.xmit_more += ring->xmit_more;
|
|
}
|
|
|
|
stats->rx_errors = be64_to_cpu(mlx4_en_stats->PCS) +
|
|
be32_to_cpu(mlx4_en_stats->RdropLength) +
|
|
be32_to_cpu(mlx4_en_stats->RJBBR) +
|
|
be32_to_cpu(mlx4_en_stats->RCRC) +
|
|
be32_to_cpu(mlx4_en_stats->RRUNT);
|
|
stats->tx_errors = be32_to_cpu(mlx4_en_stats->TDROP);
|
|
stats->multicast = be64_to_cpu(mlx4_en_stats->MCAST_prio_0) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_1) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_2) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_3) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_4) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_5) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_6) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_7) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_novlan);
|
|
stats->collisions = 0;
|
|
stats->rx_length_errors = be32_to_cpu(mlx4_en_stats->RdropLength);
|
|
stats->rx_over_errors = be32_to_cpu(mlx4_en_stats->RdropOvflw);
|
|
stats->rx_crc_errors = be32_to_cpu(mlx4_en_stats->RCRC);
|
|
stats->rx_frame_errors = 0;
|
|
stats->rx_fifo_errors = be32_to_cpu(mlx4_en_stats->RdropOvflw);
|
|
stats->rx_missed_errors = be32_to_cpu(mlx4_en_stats->RdropOvflw);
|
|
stats->tx_aborted_errors = 0;
|
|
stats->tx_carrier_errors = 0;
|
|
stats->tx_fifo_errors = 0;
|
|
stats->tx_heartbeat_errors = 0;
|
|
stats->tx_window_errors = 0;
|
|
|
|
priv->pkstats.broadcast =
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_0) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_1) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_2) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_3) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_4) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_5) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_6) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_7) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_novlan);
|
|
priv->pkstats.rx_prio[0] = be64_to_cpu(mlx4_en_stats->RTOT_prio_0);
|
|
priv->pkstats.rx_prio[1] = be64_to_cpu(mlx4_en_stats->RTOT_prio_1);
|
|
priv->pkstats.rx_prio[2] = be64_to_cpu(mlx4_en_stats->RTOT_prio_2);
|
|
priv->pkstats.rx_prio[3] = be64_to_cpu(mlx4_en_stats->RTOT_prio_3);
|
|
priv->pkstats.rx_prio[4] = be64_to_cpu(mlx4_en_stats->RTOT_prio_4);
|
|
priv->pkstats.rx_prio[5] = be64_to_cpu(mlx4_en_stats->RTOT_prio_5);
|
|
priv->pkstats.rx_prio[6] = be64_to_cpu(mlx4_en_stats->RTOT_prio_6);
|
|
priv->pkstats.rx_prio[7] = be64_to_cpu(mlx4_en_stats->RTOT_prio_7);
|
|
priv->pkstats.tx_prio[0] = be64_to_cpu(mlx4_en_stats->TTOT_prio_0);
|
|
priv->pkstats.tx_prio[1] = be64_to_cpu(mlx4_en_stats->TTOT_prio_1);
|
|
priv->pkstats.tx_prio[2] = be64_to_cpu(mlx4_en_stats->TTOT_prio_2);
|
|
priv->pkstats.tx_prio[3] = be64_to_cpu(mlx4_en_stats->TTOT_prio_3);
|
|
priv->pkstats.tx_prio[4] = be64_to_cpu(mlx4_en_stats->TTOT_prio_4);
|
|
priv->pkstats.tx_prio[5] = be64_to_cpu(mlx4_en_stats->TTOT_prio_5);
|
|
priv->pkstats.tx_prio[6] = be64_to_cpu(mlx4_en_stats->TTOT_prio_6);
|
|
priv->pkstats.tx_prio[7] = be64_to_cpu(mlx4_en_stats->TTOT_prio_7);
|
|
spin_unlock_bh(&priv->stats_lock);
|
|
|
|
out:
|
|
mlx4_free_cmd_mailbox(mdev->dev, mailbox);
|
|
return err;
|
|
}
|
|
|