forked from Minki/linux
6a5887030a
This patch adds the binding documentation for apmixedsys, bdpsys, ethsys, hifsys, imgsys, infracfg, mmsys, pericfg, topckgen and vdecsys for Mediatek MT2701. Signed-off-by: James Liao <jamesjj.liao@mediatek.com> Signed-off-by: Erin Lo <erin.lo@mediatek.com> Tested-by: John Crispin <blogic@openwrt.org> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
25 lines
611 B
Plaintext
25 lines
611 B
Plaintext
Mediatek hifsys controller
|
|
============================
|
|
|
|
The Mediatek hifsys controller provides various clocks and reset
|
|
outputs to the system.
|
|
|
|
Required Properties:
|
|
|
|
- compatible: Should be:
|
|
- "mediatek,mt2701-hifsys", "syscon"
|
|
- #clock-cells: Must be 1
|
|
|
|
The hifsys controller uses the common clk binding from
|
|
Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
The available clocks are defined in dt-bindings/clock/mt*-clk.h.
|
|
|
|
Example:
|
|
|
|
hifsys: clock-controller@1a000000 {
|
|
compatible = "mediatek,mt2701-hifsys", "syscon";
|
|
reg = <0 0x1a000000 0 0x1000>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|