Now that we have a custom printf format specifier, convert users of full_name to use %pOF instead. This is preparation to remove storing of the full path string for each node. Signed-off-by: Rob Herring <robh@kernel.org> Cc: Michael Turquette <mturquette@baylibre.com> Cc: Stephen Boyd <sboyd@codeaurora.org> Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com> Cc: Alexandre Torgue <alexandre.torgue@st.com> Cc: Russell King <linux@armlinux.org.uk> Cc: Matthias Brugger <matthias.bgg@gmail.com> Cc: Geert Uytterhoeven <geert+renesas@glider.be> Cc: Maxime Ripard <maxime.ripard@free-electrons.com> Cc: Chen-Yu Tsai <wens@csie.org> Cc: "Emilio López" <emilio@elopez.com.ar> Cc: Peter De Schrijver <pdeschrijver@nvidia.com> Cc: Prashant Gaikwad <pgaikwad@nvidia.com> Cc: Thierry Reding <thierry.reding@gmail.com> Cc: Jonathan Hunter <jonathanh@nvidia.com> Cc: Tero Kristo <t-kristo@ti.com> Cc: linux-clk@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Cc: linux-mediatek@lists.infradead.org Cc: linux-renesas-soc@vger.kernel.org Cc: linux-tegra@vger.kernel.org Cc: linux-omap@vger.kernel.org Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: James Liao <jamesjj.liao@mediatek.com> Acked-by: Alexandre TORGUE <alexandre.torgue@st.com> Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
		
			
				
	
	
		
			101 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			101 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * MOXA ART SoCs clock driver.
 | |
|  *
 | |
|  * Copyright (C) 2013 Jonas Jensen
 | |
|  *
 | |
|  * Jonas Jensen <jonas.jensen@gmail.com>
 | |
|  *
 | |
|  * This file is licensed under the terms of the GNU General Public
 | |
|  * License version 2.  This program is licensed "as is" without any
 | |
|  * warranty of any kind, whether express or implied.
 | |
|  */
 | |
| 
 | |
| #include <linux/clk.h>
 | |
| #include <linux/clk-provider.h>
 | |
| #include <linux/io.h>
 | |
| #include <linux/of_address.h>
 | |
| #include <linux/clkdev.h>
 | |
| 
 | |
| static void __init moxart_of_pll_clk_init(struct device_node *node)
 | |
| {
 | |
| 	void __iomem *base;
 | |
| 	struct clk_hw *hw;
 | |
| 	struct clk *ref_clk;
 | |
| 	unsigned int mul;
 | |
| 	const char *name = node->name;
 | |
| 	const char *parent_name;
 | |
| 
 | |
| 	of_property_read_string(node, "clock-output-names", &name);
 | |
| 	parent_name = of_clk_get_parent_name(node, 0);
 | |
| 
 | |
| 	base = of_iomap(node, 0);
 | |
| 	if (!base) {
 | |
| 		pr_err("%pOF: of_iomap failed\n", node);
 | |
| 		return;
 | |
| 	}
 | |
| 
 | |
| 	mul = readl(base + 0x30) >> 3 & 0x3f;
 | |
| 	iounmap(base);
 | |
| 
 | |
| 	ref_clk = of_clk_get(node, 0);
 | |
| 	if (IS_ERR(ref_clk)) {
 | |
| 		pr_err("%pOF: of_clk_get failed\n", node);
 | |
| 		return;
 | |
| 	}
 | |
| 
 | |
| 	hw = clk_hw_register_fixed_factor(NULL, name, parent_name, 0, mul, 1);
 | |
| 	if (IS_ERR(hw)) {
 | |
| 		pr_err("%pOF: failed to register clock\n", node);
 | |
| 		return;
 | |
| 	}
 | |
| 
 | |
| 	clk_hw_register_clkdev(hw, NULL, name);
 | |
| 	of_clk_add_hw_provider(node, of_clk_hw_simple_get, hw);
 | |
| }
 | |
| CLK_OF_DECLARE(moxart_pll_clock, "moxa,moxart-pll-clock",
 | |
| 	       moxart_of_pll_clk_init);
 | |
| 
 | |
| static void __init moxart_of_apb_clk_init(struct device_node *node)
 | |
| {
 | |
| 	void __iomem *base;
 | |
| 	struct clk_hw *hw;
 | |
| 	struct clk *pll_clk;
 | |
| 	unsigned int div, val;
 | |
| 	unsigned int div_idx[] = { 2, 3, 4, 6, 8};
 | |
| 	const char *name = node->name;
 | |
| 	const char *parent_name;
 | |
| 
 | |
| 	of_property_read_string(node, "clock-output-names", &name);
 | |
| 	parent_name = of_clk_get_parent_name(node, 0);
 | |
| 
 | |
| 	base = of_iomap(node, 0);
 | |
| 	if (!base) {
 | |
| 		pr_err("%pOF: of_iomap failed\n", node);
 | |
| 		return;
 | |
| 	}
 | |
| 
 | |
| 	val = readl(base + 0xc) >> 4 & 0x7;
 | |
| 	iounmap(base);
 | |
| 
 | |
| 	if (val > 4)
 | |
| 		val = 0;
 | |
| 	div = div_idx[val] * 2;
 | |
| 
 | |
| 	pll_clk = of_clk_get(node, 0);
 | |
| 	if (IS_ERR(pll_clk)) {
 | |
| 		pr_err("%pOF: of_clk_get failed\n", node);
 | |
| 		return;
 | |
| 	}
 | |
| 
 | |
| 	hw = clk_hw_register_fixed_factor(NULL, name, parent_name, 0, 1, div);
 | |
| 	if (IS_ERR(hw)) {
 | |
| 		pr_err("%pOF: failed to register clock\n", node);
 | |
| 		return;
 | |
| 	}
 | |
| 
 | |
| 	clk_hw_register_clkdev(hw, NULL, name);
 | |
| 	of_clk_add_hw_provider(node, of_clk_hw_simple_get, hw);
 | |
| }
 | |
| CLK_OF_DECLARE(moxart_apb_clock, "moxa,moxart-apb-clock",
 | |
| 	       moxart_of_apb_clk_init);
 |