forked from Minki/linux
5a727ff630
This flag doesn't look to be used by any code, just set in various clk init structures and then never tested again. Remove it from these drivers as it doesn't provide any benefit. Cc: Jiancheng Xue <xuejiancheng@hisilicon.com> Cc: Leo Yan <leo.yan@linaro.org> Cc: Jianguo Sun <sunjianguo1@huawei.com> Cc: Wei Yongjun <weiyongjun1@huawei.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
323 lines
10 KiB
C
323 lines
10 KiB
C
/*
|
|
* Copyright (c) 2014 Linaro Ltd.
|
|
* Copyright (c) 2014 Hisilicon Limited.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/of_address.h>
|
|
#include <dt-bindings/clock/hix5hd2-clock.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/delay.h>
|
|
#include "clk.h"
|
|
|
|
static struct hisi_fixed_rate_clock hix5hd2_fixed_rate_clks[] __initdata = {
|
|
{ HIX5HD2_FIXED_1200M, "1200m", NULL, 0, 1200000000, },
|
|
{ HIX5HD2_FIXED_400M, "400m", NULL, 0, 400000000, },
|
|
{ HIX5HD2_FIXED_48M, "48m", NULL, 0, 48000000, },
|
|
{ HIX5HD2_FIXED_24M, "24m", NULL, 0, 24000000, },
|
|
{ HIX5HD2_FIXED_600M, "600m", NULL, 0, 600000000, },
|
|
{ HIX5HD2_FIXED_300M, "300m", NULL, 0, 300000000, },
|
|
{ HIX5HD2_FIXED_75M, "75m", NULL, 0, 75000000, },
|
|
{ HIX5HD2_FIXED_200M, "200m", NULL, 0, 200000000, },
|
|
{ HIX5HD2_FIXED_100M, "100m", NULL, 0, 100000000, },
|
|
{ HIX5HD2_FIXED_40M, "40m", NULL, 0, 40000000, },
|
|
{ HIX5HD2_FIXED_150M, "150m", NULL, 0, 150000000, },
|
|
{ HIX5HD2_FIXED_1728M, "1728m", NULL, 0, 1728000000, },
|
|
{ HIX5HD2_FIXED_28P8M, "28p8m", NULL, 0, 28000000, },
|
|
{ HIX5HD2_FIXED_432M, "432m", NULL, 0, 432000000, },
|
|
{ HIX5HD2_FIXED_345P6M, "345p6m", NULL, 0, 345000000, },
|
|
{ HIX5HD2_FIXED_288M, "288m", NULL, 0, 288000000, },
|
|
{ HIX5HD2_FIXED_60M, "60m", NULL, 0, 60000000, },
|
|
{ HIX5HD2_FIXED_750M, "750m", NULL, 0, 750000000, },
|
|
{ HIX5HD2_FIXED_500M, "500m", NULL, 0, 500000000, },
|
|
{ HIX5HD2_FIXED_54M, "54m", NULL, 0, 54000000, },
|
|
{ HIX5HD2_FIXED_27M, "27m", NULL, 0, 27000000, },
|
|
{ HIX5HD2_FIXED_1500M, "1500m", NULL, 0, 1500000000, },
|
|
{ HIX5HD2_FIXED_375M, "375m", NULL, 0, 375000000, },
|
|
{ HIX5HD2_FIXED_187M, "187m", NULL, 0, 187000000, },
|
|
{ HIX5HD2_FIXED_250M, "250m", NULL, 0, 250000000, },
|
|
{ HIX5HD2_FIXED_125M, "125m", NULL, 0, 125000000, },
|
|
{ HIX5HD2_FIXED_2P02M, "2m", NULL, 0, 2000000, },
|
|
{ HIX5HD2_FIXED_50M, "50m", NULL, 0, 50000000, },
|
|
{ HIX5HD2_FIXED_25M, "25m", NULL, 0, 25000000, },
|
|
{ HIX5HD2_FIXED_83M, "83m", NULL, 0, 83333333, },
|
|
};
|
|
|
|
static const char *const sfc_mux_p[] __initconst = {
|
|
"24m", "150m", "200m", "100m", "75m", };
|
|
static u32 sfc_mux_table[] = {0, 4, 5, 6, 7};
|
|
|
|
static const char *const sdio_mux_p[] __initconst = {
|
|
"75m", "100m", "50m", "15m", };
|
|
static u32 sdio_mux_table[] = {0, 1, 2, 3};
|
|
|
|
static const char *const fephy_mux_p[] __initconst = { "25m", "125m"};
|
|
static u32 fephy_mux_table[] = {0, 1};
|
|
|
|
|
|
static struct hisi_mux_clock hix5hd2_mux_clks[] __initdata = {
|
|
{ HIX5HD2_SFC_MUX, "sfc_mux", sfc_mux_p, ARRAY_SIZE(sfc_mux_p),
|
|
CLK_SET_RATE_PARENT, 0x5c, 8, 3, 0, sfc_mux_table, },
|
|
{ HIX5HD2_MMC_MUX, "mmc_mux", sdio_mux_p, ARRAY_SIZE(sdio_mux_p),
|
|
CLK_SET_RATE_PARENT, 0xa0, 8, 2, 0, sdio_mux_table, },
|
|
{ HIX5HD2_SD_MUX, "sd_mux", sdio_mux_p, ARRAY_SIZE(sdio_mux_p),
|
|
CLK_SET_RATE_PARENT, 0x9c, 8, 2, 0, sdio_mux_table, },
|
|
{ HIX5HD2_FEPHY_MUX, "fephy_mux",
|
|
fephy_mux_p, ARRAY_SIZE(fephy_mux_p),
|
|
CLK_SET_RATE_PARENT, 0x120, 8, 2, 0, fephy_mux_table, },
|
|
};
|
|
|
|
static struct hisi_gate_clock hix5hd2_gate_clks[] __initdata = {
|
|
/* sfc */
|
|
{ HIX5HD2_SFC_CLK, "clk_sfc", "sfc_mux",
|
|
CLK_SET_RATE_PARENT, 0x5c, 0, 0, },
|
|
{ HIX5HD2_SFC_RST, "rst_sfc", "clk_sfc",
|
|
CLK_SET_RATE_PARENT, 0x5c, 4, CLK_GATE_SET_TO_DISABLE, },
|
|
/* sdio0 */
|
|
{ HIX5HD2_SD_BIU_CLK, "clk_sd_biu", "200m",
|
|
CLK_SET_RATE_PARENT, 0x9c, 0, 0, },
|
|
{ HIX5HD2_SD_CIU_CLK, "clk_sd_ciu", "sd_mux",
|
|
CLK_SET_RATE_PARENT, 0x9c, 1, 0, },
|
|
{ HIX5HD2_SD_CIU_RST, "rst_sd_ciu", "clk_sd_ciu",
|
|
CLK_SET_RATE_PARENT, 0x9c, 4, CLK_GATE_SET_TO_DISABLE, },
|
|
/* sdio1 */
|
|
{ HIX5HD2_MMC_BIU_CLK, "clk_mmc_biu", "200m",
|
|
CLK_SET_RATE_PARENT, 0xa0, 0, 0, },
|
|
{ HIX5HD2_MMC_CIU_CLK, "clk_mmc_ciu", "mmc_mux",
|
|
CLK_SET_RATE_PARENT, 0xa0, 1, 0, },
|
|
{ HIX5HD2_MMC_CIU_RST, "rst_mmc_ciu", "clk_mmc_ciu",
|
|
CLK_SET_RATE_PARENT, 0xa0, 4, CLK_GATE_SET_TO_DISABLE, },
|
|
/* gsf */
|
|
{ HIX5HD2_FWD_BUS_CLK, "clk_fwd_bus", NULL, 0, 0xcc, 0, 0, },
|
|
{ HIX5HD2_FWD_SYS_CLK, "clk_fwd_sys", "clk_fwd_bus", 0, 0xcc, 5, 0, },
|
|
{ HIX5HD2_MAC0_PHY_CLK, "clk_fephy", "clk_fwd_sys",
|
|
CLK_SET_RATE_PARENT, 0x120, 0, 0, },
|
|
/* wdg0 */
|
|
{ HIX5HD2_WDG0_CLK, "clk_wdg0", "24m",
|
|
CLK_SET_RATE_PARENT, 0x178, 0, 0, },
|
|
{ HIX5HD2_WDG0_RST, "rst_wdg0", "clk_wdg0",
|
|
CLK_SET_RATE_PARENT, 0x178, 4, CLK_GATE_SET_TO_DISABLE, },
|
|
/* I2C */
|
|
{HIX5HD2_I2C0_CLK, "clk_i2c0", "100m",
|
|
CLK_SET_RATE_PARENT, 0x06c, 4, 0, },
|
|
{HIX5HD2_I2C0_RST, "rst_i2c0", "clk_i2c0",
|
|
CLK_SET_RATE_PARENT, 0x06c, 5, CLK_GATE_SET_TO_DISABLE, },
|
|
{HIX5HD2_I2C1_CLK, "clk_i2c1", "100m",
|
|
CLK_SET_RATE_PARENT, 0x06c, 8, 0, },
|
|
{HIX5HD2_I2C1_RST, "rst_i2c1", "clk_i2c1",
|
|
CLK_SET_RATE_PARENT, 0x06c, 9, CLK_GATE_SET_TO_DISABLE, },
|
|
{HIX5HD2_I2C2_CLK, "clk_i2c2", "100m",
|
|
CLK_SET_RATE_PARENT, 0x06c, 12, 0, },
|
|
{HIX5HD2_I2C2_RST, "rst_i2c2", "clk_i2c2",
|
|
CLK_SET_RATE_PARENT, 0x06c, 13, CLK_GATE_SET_TO_DISABLE, },
|
|
{HIX5HD2_I2C3_CLK, "clk_i2c3", "100m",
|
|
CLK_SET_RATE_PARENT, 0x06c, 16, 0, },
|
|
{HIX5HD2_I2C3_RST, "rst_i2c3", "clk_i2c3",
|
|
CLK_SET_RATE_PARENT, 0x06c, 17, CLK_GATE_SET_TO_DISABLE, },
|
|
{HIX5HD2_I2C4_CLK, "clk_i2c4", "100m",
|
|
CLK_SET_RATE_PARENT, 0x06c, 20, 0, },
|
|
{HIX5HD2_I2C4_RST, "rst_i2c4", "clk_i2c4",
|
|
CLK_SET_RATE_PARENT, 0x06c, 21, CLK_GATE_SET_TO_DISABLE, },
|
|
{HIX5HD2_I2C5_CLK, "clk_i2c5", "100m",
|
|
CLK_SET_RATE_PARENT, 0x06c, 0, 0, },
|
|
{HIX5HD2_I2C5_RST, "rst_i2c5", "clk_i2c5",
|
|
CLK_SET_RATE_PARENT, 0x06c, 1, CLK_GATE_SET_TO_DISABLE, },
|
|
};
|
|
|
|
enum hix5hd2_clk_type {
|
|
TYPE_COMPLEX,
|
|
TYPE_ETHER,
|
|
};
|
|
|
|
struct hix5hd2_complex_clock {
|
|
const char *name;
|
|
const char *parent_name;
|
|
u32 id;
|
|
u32 ctrl_reg;
|
|
u32 ctrl_clk_mask;
|
|
u32 ctrl_rst_mask;
|
|
u32 phy_reg;
|
|
u32 phy_clk_mask;
|
|
u32 phy_rst_mask;
|
|
enum hix5hd2_clk_type type;
|
|
};
|
|
|
|
struct hix5hd2_clk_complex {
|
|
struct clk_hw hw;
|
|
u32 id;
|
|
void __iomem *ctrl_reg;
|
|
u32 ctrl_clk_mask;
|
|
u32 ctrl_rst_mask;
|
|
void __iomem *phy_reg;
|
|
u32 phy_clk_mask;
|
|
u32 phy_rst_mask;
|
|
};
|
|
|
|
static struct hix5hd2_complex_clock hix5hd2_complex_clks[] __initdata = {
|
|
{"clk_mac0", "clk_fephy", HIX5HD2_MAC0_CLK,
|
|
0xcc, 0xa, 0x500, 0x120, 0, 0x10, TYPE_ETHER},
|
|
{"clk_mac1", "clk_fwd_sys", HIX5HD2_MAC1_CLK,
|
|
0xcc, 0x14, 0xa00, 0x168, 0x2, 0, TYPE_ETHER},
|
|
{"clk_sata", NULL, HIX5HD2_SATA_CLK,
|
|
0xa8, 0x1f, 0x300, 0xac, 0x1, 0x0, TYPE_COMPLEX},
|
|
{"clk_usb", NULL, HIX5HD2_USB_CLK,
|
|
0xb8, 0xff, 0x3f000, 0xbc, 0x7, 0x3f00, TYPE_COMPLEX},
|
|
};
|
|
|
|
#define to_complex_clk(_hw) container_of(_hw, struct hix5hd2_clk_complex, hw)
|
|
|
|
static int clk_ether_prepare(struct clk_hw *hw)
|
|
{
|
|
struct hix5hd2_clk_complex *clk = to_complex_clk(hw);
|
|
u32 val;
|
|
|
|
val = readl_relaxed(clk->ctrl_reg);
|
|
val |= clk->ctrl_clk_mask | clk->ctrl_rst_mask;
|
|
writel_relaxed(val, clk->ctrl_reg);
|
|
val &= ~(clk->ctrl_rst_mask);
|
|
writel_relaxed(val, clk->ctrl_reg);
|
|
|
|
val = readl_relaxed(clk->phy_reg);
|
|
val |= clk->phy_clk_mask;
|
|
val &= ~(clk->phy_rst_mask);
|
|
writel_relaxed(val, clk->phy_reg);
|
|
mdelay(10);
|
|
|
|
val &= ~(clk->phy_clk_mask);
|
|
val |= clk->phy_rst_mask;
|
|
writel_relaxed(val, clk->phy_reg);
|
|
mdelay(10);
|
|
|
|
val |= clk->phy_clk_mask;
|
|
val &= ~(clk->phy_rst_mask);
|
|
writel_relaxed(val, clk->phy_reg);
|
|
mdelay(30);
|
|
return 0;
|
|
}
|
|
|
|
static void clk_ether_unprepare(struct clk_hw *hw)
|
|
{
|
|
struct hix5hd2_clk_complex *clk = to_complex_clk(hw);
|
|
u32 val;
|
|
|
|
val = readl_relaxed(clk->ctrl_reg);
|
|
val &= ~(clk->ctrl_clk_mask);
|
|
writel_relaxed(val, clk->ctrl_reg);
|
|
}
|
|
|
|
static const struct clk_ops clk_ether_ops = {
|
|
.prepare = clk_ether_prepare,
|
|
.unprepare = clk_ether_unprepare,
|
|
};
|
|
|
|
static int clk_complex_enable(struct clk_hw *hw)
|
|
{
|
|
struct hix5hd2_clk_complex *clk = to_complex_clk(hw);
|
|
u32 val;
|
|
|
|
val = readl_relaxed(clk->ctrl_reg);
|
|
val |= clk->ctrl_clk_mask;
|
|
val &= ~(clk->ctrl_rst_mask);
|
|
writel_relaxed(val, clk->ctrl_reg);
|
|
|
|
val = readl_relaxed(clk->phy_reg);
|
|
val |= clk->phy_clk_mask;
|
|
val &= ~(clk->phy_rst_mask);
|
|
writel_relaxed(val, clk->phy_reg);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void clk_complex_disable(struct clk_hw *hw)
|
|
{
|
|
struct hix5hd2_clk_complex *clk = to_complex_clk(hw);
|
|
u32 val;
|
|
|
|
val = readl_relaxed(clk->ctrl_reg);
|
|
val |= clk->ctrl_rst_mask;
|
|
val &= ~(clk->ctrl_clk_mask);
|
|
writel_relaxed(val, clk->ctrl_reg);
|
|
|
|
val = readl_relaxed(clk->phy_reg);
|
|
val |= clk->phy_rst_mask;
|
|
val &= ~(clk->phy_clk_mask);
|
|
writel_relaxed(val, clk->phy_reg);
|
|
}
|
|
|
|
static const struct clk_ops clk_complex_ops = {
|
|
.enable = clk_complex_enable,
|
|
.disable = clk_complex_disable,
|
|
};
|
|
|
|
static void __init
|
|
hix5hd2_clk_register_complex(struct hix5hd2_complex_clock *clks, int nums,
|
|
struct hisi_clock_data *data)
|
|
{
|
|
void __iomem *base = data->base;
|
|
int i;
|
|
|
|
for (i = 0; i < nums; i++) {
|
|
struct hix5hd2_clk_complex *p_clk;
|
|
struct clk *clk;
|
|
struct clk_init_data init;
|
|
|
|
p_clk = kzalloc(sizeof(*p_clk), GFP_KERNEL);
|
|
if (!p_clk)
|
|
return;
|
|
|
|
init.name = clks[i].name;
|
|
if (clks[i].type == TYPE_ETHER)
|
|
init.ops = &clk_ether_ops;
|
|
else
|
|
init.ops = &clk_complex_ops;
|
|
|
|
init.flags = 0;
|
|
init.parent_names =
|
|
(clks[i].parent_name ? &clks[i].parent_name : NULL);
|
|
init.num_parents = (clks[i].parent_name ? 1 : 0);
|
|
|
|
p_clk->ctrl_reg = base + clks[i].ctrl_reg;
|
|
p_clk->ctrl_clk_mask = clks[i].ctrl_clk_mask;
|
|
p_clk->ctrl_rst_mask = clks[i].ctrl_rst_mask;
|
|
p_clk->phy_reg = base + clks[i].phy_reg;
|
|
p_clk->phy_clk_mask = clks[i].phy_clk_mask;
|
|
p_clk->phy_rst_mask = clks[i].phy_rst_mask;
|
|
p_clk->hw.init = &init;
|
|
|
|
clk = clk_register(NULL, &p_clk->hw);
|
|
if (IS_ERR(clk)) {
|
|
kfree(p_clk);
|
|
pr_err("%s: failed to register clock %s\n",
|
|
__func__, clks[i].name);
|
|
continue;
|
|
}
|
|
|
|
data->clk_data.clks[clks[i].id] = clk;
|
|
}
|
|
}
|
|
|
|
static void __init hix5hd2_clk_init(struct device_node *np)
|
|
{
|
|
struct hisi_clock_data *clk_data;
|
|
|
|
clk_data = hisi_clk_init(np, HIX5HD2_NR_CLKS);
|
|
if (!clk_data)
|
|
return;
|
|
|
|
hisi_clk_register_fixed_rate(hix5hd2_fixed_rate_clks,
|
|
ARRAY_SIZE(hix5hd2_fixed_rate_clks),
|
|
clk_data);
|
|
hisi_clk_register_mux(hix5hd2_mux_clks, ARRAY_SIZE(hix5hd2_mux_clks),
|
|
clk_data);
|
|
hisi_clk_register_gate(hix5hd2_gate_clks,
|
|
ARRAY_SIZE(hix5hd2_gate_clks), clk_data);
|
|
hix5hd2_clk_register_complex(hix5hd2_complex_clks,
|
|
ARRAY_SIZE(hix5hd2_complex_clks),
|
|
clk_data);
|
|
}
|
|
|
|
CLK_OF_DECLARE(hix5hd2_clk, "hisilicon,hix5hd2-clock", hix5hd2_clk_init);
|