forked from Minki/linux
4bf3f3cbb6
update lists for 533, 537, and add SSYNC workaround into assembly files. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Bryan Wu <bryan.wu@analog.com>
256 lines
5.0 KiB
ArmAsm
256 lines
5.0 KiB
ArmAsm
/*
|
|
* File: arch/blackfin/mach-common/interrupt.S
|
|
* Based on:
|
|
* Author: D. Jeff Dionne <jeff@ryeham.ee.ryerson.ca>
|
|
* Kenneth Albanowski <kjahds@kjahds.com>
|
|
*
|
|
* Created: ?
|
|
* Description: Interrupt Entries
|
|
*
|
|
* Modified:
|
|
* Copyright 2004-2006 Analog Devices Inc.
|
|
*
|
|
* Bugs: Enter bugs at http://blackfin.uclinux.org/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, see the file COPYING, or write
|
|
* to the Free Software Foundation, Inc.,
|
|
* 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <asm/blackfin.h>
|
|
#include <asm/mach/irq.h>
|
|
#include <linux/autoconf.h>
|
|
#include <linux/linkage.h>
|
|
#include <asm/entry.h>
|
|
#include <asm/asm-offsets.h>
|
|
|
|
#include <asm/mach-common/context.S>
|
|
|
|
#ifdef CONFIG_I_ENTRY_L1
|
|
.section .l1.text
|
|
#else
|
|
.text
|
|
#endif
|
|
|
|
.align 4 /* just in case */
|
|
|
|
/*
|
|
* initial interrupt handlers
|
|
*/
|
|
|
|
#ifndef CONFIG_KGDB
|
|
/* interrupt routine for emulation - 0 */
|
|
/* Currently used only if GDB stub is not in - invalid */
|
|
/* gdb-stub set the evt itself */
|
|
/* save registers for post-mortem only */
|
|
ENTRY(_evt_emulation)
|
|
SAVE_ALL_SYS
|
|
#ifdef CONFIG_FRAME_POINTER
|
|
fp = 0;
|
|
#endif
|
|
r0 = IRQ_EMU;
|
|
r1 = sp;
|
|
SP += -12;
|
|
call _irq_panic;
|
|
SP += 12;
|
|
/* - GDB stub fills this in by itself (if defined) */
|
|
rte;
|
|
ENDPROC(_evt_emulation)
|
|
#endif
|
|
|
|
/* Common interrupt entry code. First we do CLI, then push
|
|
* RETI, to keep interrupts disabled, but to allow this state to be changed
|
|
* by local_bh_enable.
|
|
* R0 contains the interrupt number, while R1 may contain the value of IPEND,
|
|
* or garbage if IPEND won't be needed by the ISR. */
|
|
__common_int_entry:
|
|
[--sp] = fp;
|
|
[--sp] = usp;
|
|
|
|
[--sp] = i0;
|
|
[--sp] = i1;
|
|
[--sp] = i2;
|
|
[--sp] = i3;
|
|
|
|
[--sp] = m0;
|
|
[--sp] = m1;
|
|
[--sp] = m2;
|
|
[--sp] = m3;
|
|
|
|
[--sp] = l0;
|
|
[--sp] = l1;
|
|
[--sp] = l2;
|
|
[--sp] = l3;
|
|
|
|
[--sp] = b0;
|
|
[--sp] = b1;
|
|
[--sp] = b2;
|
|
[--sp] = b3;
|
|
[--sp] = a0.x;
|
|
[--sp] = a0.w;
|
|
[--sp] = a1.x;
|
|
[--sp] = a1.w;
|
|
|
|
[--sp] = LC0;
|
|
[--sp] = LC1;
|
|
[--sp] = LT0;
|
|
[--sp] = LT1;
|
|
[--sp] = LB0;
|
|
[--sp] = LB1;
|
|
|
|
[--sp] = ASTAT;
|
|
|
|
[--sp] = r0; /* Skip reserved */
|
|
[--sp] = RETS;
|
|
r2 = RETI;
|
|
[--sp] = r2;
|
|
[--sp] = RETX;
|
|
[--sp] = RETN;
|
|
[--sp] = RETE;
|
|
[--sp] = SEQSTAT;
|
|
[--sp] = r1; /* IPEND - R1 may or may not be set up before jumping here. */
|
|
|
|
/* Switch to other method of keeping interrupts disabled. */
|
|
#ifdef CONFIG_DEBUG_HWERR
|
|
r1 = 0x3f;
|
|
sti r1;
|
|
#else
|
|
cli r1;
|
|
#endif
|
|
[--sp] = RETI; /* orig_pc */
|
|
/* Clear all L registers. */
|
|
r1 = 0 (x);
|
|
l0 = r1;
|
|
l1 = r1;
|
|
l2 = r1;
|
|
l3 = r1;
|
|
#ifdef CONFIG_FRAME_POINTER
|
|
fp = 0;
|
|
#endif
|
|
|
|
#if defined (ANOMALY_05000283) || defined (ANOMALY_05000315)
|
|
cc = r7 == r7;
|
|
p5.h = 0xffc0;
|
|
p5.l = 0x0014;
|
|
if cc jump 1f;
|
|
r7.l = W[p5];
|
|
1:
|
|
#endif
|
|
r1 = sp;
|
|
SP += -12;
|
|
call _do_irq;
|
|
SP += 12;
|
|
call _return_from_int;
|
|
.Lcommon_restore_context:
|
|
RESTORE_CONTEXT
|
|
rti;
|
|
|
|
/* interrupt routine for ivhw - 5 */
|
|
ENTRY(_evt_ivhw)
|
|
SAVE_CONTEXT
|
|
#ifdef CONFIG_FRAME_POINTER
|
|
fp = 0;
|
|
#endif
|
|
#ifdef ANOMALY_05000283
|
|
cc = r7 == r7;
|
|
p5.h = 0xffc0;
|
|
p5.l = 0x0014;
|
|
if cc jump 1f;
|
|
r7.l = W[p5];
|
|
1:
|
|
#endif
|
|
p0.l = lo(TBUFCTL);
|
|
p0.h = hi(TBUFCTL);
|
|
r0 = 1;
|
|
[p0] = r0;
|
|
r0 = IRQ_HWERR;
|
|
r1 = sp;
|
|
|
|
#ifdef CONFIG_HARDWARE_PM
|
|
r7 = SEQSTAT;
|
|
r7 = r7 >>> 0xe;
|
|
r6 = 0x1F;
|
|
r7 = r7 & r6;
|
|
r5 = 0x12;
|
|
cc = r7 == r5;
|
|
if cc jump .Lcall_do_ovf; /* deal with performance counter overflow */
|
|
#endif
|
|
|
|
SP += -12;
|
|
call _irq_panic;
|
|
SP += 12;
|
|
rti;
|
|
#ifdef CONFIG_HARDWARE_PM
|
|
.Lcall_do_ovf:
|
|
|
|
SP += -12;
|
|
call _pm_overflow;
|
|
SP += 12;
|
|
|
|
jump .Lcommon_restore_context;
|
|
#endif
|
|
|
|
/* interrupt routine for evt2 - 2. This is NMI. */
|
|
ENTRY(_evt_evt2)
|
|
SAVE_CONTEXT
|
|
#ifdef CONFIG_FRAME_POINTER
|
|
fp = 0;
|
|
#endif
|
|
#ifdef ANOMALY_05000283
|
|
cc = r7 == r7;
|
|
p5.h = 0xffc0;
|
|
p5.l = 0x0014;
|
|
if cc jump 1f;
|
|
r7.l = W[p5];
|
|
1:
|
|
#endif
|
|
r0 = IRQ_NMI;
|
|
r1 = sp;
|
|
SP += -12;
|
|
call _asm_do_IRQ;
|
|
SP += 12;
|
|
RESTORE_CONTEXT
|
|
rtn;
|
|
|
|
/* interrupt routine for core timer - 6 */
|
|
ENTRY(_evt_timer)
|
|
TIMER_INTERRUPT_ENTRY(EVT_IVTMR_P)
|
|
|
|
/* interrupt routine for evt7 - 7 */
|
|
ENTRY(_evt_evt7)
|
|
INTERRUPT_ENTRY(EVT_IVG7_P)
|
|
ENTRY(_evt_evt8)
|
|
INTERRUPT_ENTRY(EVT_IVG8_P)
|
|
ENTRY(_evt_evt9)
|
|
INTERRUPT_ENTRY(EVT_IVG9_P)
|
|
ENTRY(_evt_evt10)
|
|
INTERRUPT_ENTRY(EVT_IVG10_P)
|
|
ENTRY(_evt_evt11)
|
|
INTERRUPT_ENTRY(EVT_IVG11_P)
|
|
ENTRY(_evt_evt12)
|
|
INTERRUPT_ENTRY(EVT_IVG12_P)
|
|
ENTRY(_evt_evt13)
|
|
INTERRUPT_ENTRY(EVT_IVG13_P)
|
|
|
|
|
|
/* interrupt routine for system_call - 15 */
|
|
ENTRY(_evt_system_call)
|
|
SAVE_CONTEXT_SYSCALL
|
|
#ifdef CONFIG_FRAME_POINTER
|
|
fp = 0;
|
|
#endif
|
|
call _system_call;
|
|
jump .Lcommon_restore_context;
|
|
ENDPROC(_evt_system_call)
|