forked from Minki/linux
47f21315a6
Add a driver based meson clk-regmap to control clock phase on amlogic SoCs Acked-by: Neil Armstrong <narmstrong@baylibre.com> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
12 lines
437 B
Makefile
12 lines
437 B
Makefile
#
|
|
# Makefile for Meson specific clk
|
|
#
|
|
|
|
obj-$(CONFIG_COMMON_CLK_AMLOGIC) += clk-pll.o clk-mpll.o clk-audio-divider.o
|
|
obj-$(CONFIG_COMMON_CLK_AMLOGIC) += clk-phase.o
|
|
obj-$(CONFIG_COMMON_CLK_MESON_AO) += meson-aoclk.o
|
|
obj-$(CONFIG_COMMON_CLK_MESON8B) += meson8b.o
|
|
obj-$(CONFIG_COMMON_CLK_GXBB) += gxbb.o gxbb-aoclk.o gxbb-aoclk-32k.o
|
|
obj-$(CONFIG_COMMON_CLK_AXG) += axg.o axg-aoclk.o
|
|
obj-$(CONFIG_COMMON_CLK_REGMAP_MESON) += clk-regmap.o
|