forked from Minki/linux
9c92ab6191
Based on 1 normalized pattern(s): this software is licensed under the terms of the gnu general public license version 2 as published by the free software foundation and may be copied distributed and modified under those terms this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 285 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190529141900.642774971@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
179 lines
4.8 KiB
C
179 lines
4.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2016 Maxime Ripard. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _CCU_DIV_H_
|
|
#define _CCU_DIV_H_
|
|
|
|
#include <linux/clk-provider.h>
|
|
|
|
#include "ccu_common.h"
|
|
#include "ccu_mux.h"
|
|
|
|
/**
|
|
* struct ccu_div_internal - Internal divider description
|
|
* @shift: Bit offset of the divider in its register
|
|
* @width: Width of the divider field in its register
|
|
* @max: Maximum value allowed for that divider. This is the
|
|
* arithmetic value, not the maximum value to be set in the
|
|
* register.
|
|
* @flags: clk_divider flags to apply on this divider
|
|
* @table: Divider table pointer (if applicable)
|
|
*
|
|
* That structure represents a single divider, and is meant to be
|
|
* embedded in other structures representing the various clock
|
|
* classes.
|
|
*
|
|
* It is basically a wrapper around the clk_divider functions
|
|
* arguments.
|
|
*/
|
|
struct ccu_div_internal {
|
|
u8 shift;
|
|
u8 width;
|
|
|
|
u32 max;
|
|
u32 offset;
|
|
|
|
u32 flags;
|
|
|
|
struct clk_div_table *table;
|
|
};
|
|
|
|
#define _SUNXI_CCU_DIV_TABLE_FLAGS(_shift, _width, _table, _flags) \
|
|
{ \
|
|
.shift = _shift, \
|
|
.width = _width, \
|
|
.flags = _flags, \
|
|
.table = _table, \
|
|
}
|
|
|
|
#define _SUNXI_CCU_DIV_TABLE(_shift, _width, _table) \
|
|
_SUNXI_CCU_DIV_TABLE_FLAGS(_shift, _width, _table, 0)
|
|
|
|
#define _SUNXI_CCU_DIV_OFFSET_MAX_FLAGS(_shift, _width, _off, _max, _flags) \
|
|
{ \
|
|
.shift = _shift, \
|
|
.width = _width, \
|
|
.flags = _flags, \
|
|
.max = _max, \
|
|
.offset = _off, \
|
|
}
|
|
|
|
#define _SUNXI_CCU_DIV_MAX_FLAGS(_shift, _width, _max, _flags) \
|
|
_SUNXI_CCU_DIV_OFFSET_MAX_FLAGS(_shift, _width, 1, _max, _flags)
|
|
|
|
#define _SUNXI_CCU_DIV_FLAGS(_shift, _width, _flags) \
|
|
_SUNXI_CCU_DIV_MAX_FLAGS(_shift, _width, 0, _flags)
|
|
|
|
#define _SUNXI_CCU_DIV_MAX(_shift, _width, _max) \
|
|
_SUNXI_CCU_DIV_MAX_FLAGS(_shift, _width, _max, 0)
|
|
|
|
#define _SUNXI_CCU_DIV_OFFSET(_shift, _width, _offset) \
|
|
_SUNXI_CCU_DIV_OFFSET_MAX_FLAGS(_shift, _width, _offset, 0, 0)
|
|
|
|
#define _SUNXI_CCU_DIV(_shift, _width) \
|
|
_SUNXI_CCU_DIV_FLAGS(_shift, _width, 0)
|
|
|
|
struct ccu_div {
|
|
u32 enable;
|
|
|
|
struct ccu_div_internal div;
|
|
struct ccu_mux_internal mux;
|
|
struct ccu_common common;
|
|
unsigned int fixed_post_div;
|
|
};
|
|
|
|
#define SUNXI_CCU_DIV_TABLE_WITH_GATE(_struct, _name, _parent, _reg, \
|
|
_shift, _width, \
|
|
_table, _gate, _flags) \
|
|
struct ccu_div _struct = { \
|
|
.div = _SUNXI_CCU_DIV_TABLE(_shift, _width, \
|
|
_table), \
|
|
.enable = _gate, \
|
|
.common = { \
|
|
.reg = _reg, \
|
|
.hw.init = CLK_HW_INIT(_name, \
|
|
_parent, \
|
|
&ccu_div_ops, \
|
|
_flags), \
|
|
} \
|
|
}
|
|
|
|
|
|
#define SUNXI_CCU_DIV_TABLE(_struct, _name, _parent, _reg, \
|
|
_shift, _width, \
|
|
_table, _flags) \
|
|
SUNXI_CCU_DIV_TABLE_WITH_GATE(_struct, _name, _parent, _reg, \
|
|
_shift, _width, _table, 0, \
|
|
_flags)
|
|
|
|
#define SUNXI_CCU_M_WITH_MUX_TABLE_GATE(_struct, _name, \
|
|
_parents, _table, \
|
|
_reg, \
|
|
_mshift, _mwidth, \
|
|
_muxshift, _muxwidth, \
|
|
_gate, _flags) \
|
|
struct ccu_div _struct = { \
|
|
.enable = _gate, \
|
|
.div = _SUNXI_CCU_DIV(_mshift, _mwidth), \
|
|
.mux = _SUNXI_CCU_MUX_TABLE(_muxshift, _muxwidth, _table), \
|
|
.common = { \
|
|
.reg = _reg, \
|
|
.hw.init = CLK_HW_INIT_PARENTS(_name, \
|
|
_parents, \
|
|
&ccu_div_ops, \
|
|
_flags), \
|
|
}, \
|
|
}
|
|
|
|
#define SUNXI_CCU_M_WITH_MUX_GATE(_struct, _name, _parents, _reg, \
|
|
_mshift, _mwidth, _muxshift, _muxwidth, \
|
|
_gate, _flags) \
|
|
SUNXI_CCU_M_WITH_MUX_TABLE_GATE(_struct, _name, \
|
|
_parents, NULL, \
|
|
_reg, _mshift, _mwidth, \
|
|
_muxshift, _muxwidth, \
|
|
_gate, _flags)
|
|
|
|
#define SUNXI_CCU_M_WITH_MUX(_struct, _name, _parents, _reg, \
|
|
_mshift, _mwidth, _muxshift, _muxwidth, \
|
|
_flags) \
|
|
SUNXI_CCU_M_WITH_MUX_TABLE_GATE(_struct, _name, \
|
|
_parents, NULL, \
|
|
_reg, _mshift, _mwidth, \
|
|
_muxshift, _muxwidth, \
|
|
0, _flags)
|
|
|
|
|
|
#define SUNXI_CCU_M_WITH_GATE(_struct, _name, _parent, _reg, \
|
|
_mshift, _mwidth, _gate, \
|
|
_flags) \
|
|
struct ccu_div _struct = { \
|
|
.enable = _gate, \
|
|
.div = _SUNXI_CCU_DIV(_mshift, _mwidth), \
|
|
.common = { \
|
|
.reg = _reg, \
|
|
.hw.init = CLK_HW_INIT(_name, \
|
|
_parent, \
|
|
&ccu_div_ops, \
|
|
_flags), \
|
|
}, \
|
|
}
|
|
|
|
#define SUNXI_CCU_M(_struct, _name, _parent, _reg, _mshift, _mwidth, \
|
|
_flags) \
|
|
SUNXI_CCU_M_WITH_GATE(_struct, _name, _parent, _reg, \
|
|
_mshift, _mwidth, 0, _flags)
|
|
|
|
static inline struct ccu_div *hw_to_ccu_div(struct clk_hw *hw)
|
|
{
|
|
struct ccu_common *common = hw_to_ccu_common(hw);
|
|
|
|
return container_of(common, struct ccu_div, common);
|
|
}
|
|
|
|
extern const struct clk_ops ccu_div_ops;
|
|
|
|
#endif /* _CCU_DIV_H_ */
|