forked from Minki/linux
3e70cee46c
Move the PCI 'interrupt-map-mask' and '#interrupt-cells' properties alongside the 'interrupt-map' property in each board dts. This avoids having incomplete set of interrupt properties which may fail validation. Cc: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Rob Herring <robh@kernel.org>
149 lines
3.1 KiB
Plaintext
149 lines
3.1 KiB
Plaintext
// SPDX-License-Identifier: ISC
|
|
/*
|
|
* Device Tree file for Iomega NAS 100D
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "intel-ixp42x.dtsi"
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
model = "Iomega NAS 100D";
|
|
compatible = "iom,nas-100d", "intel,ixp42x";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
memory@0 {
|
|
/* 64 MB SDRAM */
|
|
device_type = "memory";
|
|
reg = <0x00000000 0x4000000>;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,115200n8 root=/dev/sda1 rw rootwait";
|
|
stdout-path = "uart0:115200n8";
|
|
};
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
led-wlan {
|
|
label = "nas100d:red:wlan";
|
|
gpios = <&gpio0 0 GPIO_ACTIVE_HIGH>;
|
|
default-state = "on";
|
|
/* We don't have WLAN trigger in the kernel (yet) */
|
|
linux,default-trigger = "netdev";
|
|
};
|
|
led-disk {
|
|
label = "nas100d:red:disk";
|
|
gpios = <&gpio0 3 GPIO_ACTIVE_HIGH>;
|
|
default-state = "on";
|
|
linux,default-trigger = "disk-activity";
|
|
};
|
|
led-power {
|
|
label = "nas100d:red:power";
|
|
gpios = <&gpio0 15 GPIO_ACTIVE_LOW>;
|
|
default-state = "on";
|
|
linux,default-trigger = "heartbeat";
|
|
};
|
|
};
|
|
|
|
gpio_keys {
|
|
compatible = "gpio-keys";
|
|
|
|
button-power {
|
|
wakeup-source;
|
|
linux,code = <KEY_POWER>;
|
|
label = "power";
|
|
gpios = <&gpio0 14 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
button-reset {
|
|
wakeup-source;
|
|
linux,code = <KEY_ESC>;
|
|
label = "reset";
|
|
gpios = <&gpio0 4 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
i2c {
|
|
compatible = "i2c-gpio";
|
|
sda-gpios = <&gpio0 5 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
|
|
scl-gpios = <&gpio0 6 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
rtc@51 {
|
|
compatible = "nxp,pcf8563";
|
|
reg = <0x51>;
|
|
};
|
|
};
|
|
|
|
gpio-poweroff {
|
|
compatible = "gpio-poweroff";
|
|
gpios = <&gpio0 12 GPIO_ACTIVE_HIGH>;
|
|
timeout-ms = <5000>;
|
|
};
|
|
|
|
soc {
|
|
bus@c4000000 {
|
|
/* The first 16MB region at CS0 on the expansion bus */
|
|
flash@0,0 {
|
|
compatible = "intel,ixp4xx-flash", "cfi-flash";
|
|
bank-width = <2>;
|
|
/*
|
|
* 8 MB of Flash in 0x20000 byte blocks
|
|
* mapped in at CS0.
|
|
*/
|
|
reg = <0 0x00000000 0x800000>;
|
|
|
|
partitions {
|
|
compatible = "redboot-fis";
|
|
/* Eraseblock at 0x7e0000 */
|
|
fis-index-block = <0x3f>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pci@c0000000 {
|
|
status = "ok";
|
|
|
|
/*
|
|
* Taken from NAS 100D PCI boardfile (nas100d-pci.c)
|
|
* We have slots (IDSEL) 1, 2 and 3 and pins 1, 2 and 3.
|
|
*/
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0xf800 0 0 7>;
|
|
interrupt-map =
|
|
/* IDSEL 1 */
|
|
<0x0800 0 0 1 &gpio0 11 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 1 is irq 11 */
|
|
/* IDSEL 2 */
|
|
<0x1000 0 0 1 &gpio0 10 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 2 is irq 10 */
|
|
/* IDSEL 3 */
|
|
<0x1800 0 0 1 &gpio0 9 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 3 is irq 9 */
|
|
<0x1800 0 0 2 &gpio0 8 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 3 is irq 8 */
|
|
<0x1800 0 0 3 &gpio0 7 IRQ_TYPE_LEVEL_LOW>; /* INT C on slot 3 is irq 7 */
|
|
};
|
|
|
|
ethernet@c8009000 {
|
|
status = "ok";
|
|
queue-rx = <&qmgr 3>;
|
|
queue-txready = <&qmgr 20>;
|
|
phy-mode = "rgmii";
|
|
phy-handle = <&phy0>;
|
|
|
|
mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|