forked from Minki/linux
30ea026e33
1. Change node name to match '^serial(@[0-9a-f,]+)*$' 2. Change clock-names to "baudclk", "apb_pclk". Both of them use the same clock. Signed-off-by: Zhen Lei <thunder.leizhen@huawei.com> Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
30 lines
560 B
Plaintext
30 lines
560 B
Plaintext
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (C) 2013-2014 Linaro Ltd.
|
|
* Author: Haojian Zhuang <haojian.zhuang@linaro.org>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "hip04.dtsi"
|
|
|
|
/ {
|
|
/* memory bus is 64-bit */
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
model = "Hisilicon D01 Development Board";
|
|
compatible = "hisilicon,hip04-d01";
|
|
|
|
memory@0,10000000 {
|
|
device_type = "memory";
|
|
reg = <0x00000000 0x10000000 0x00000000 0xc0000000>,
|
|
<0x00000004 0xc0000000 0x00000003 0x40000000>;
|
|
};
|
|
|
|
soc {
|
|
uart0: serial@4007000 {
|
|
status = "ok";
|
|
};
|
|
};
|
|
};
|