b3c3752292
A significant part of the changes for these two platforms went into power management, so they are split out into a separate branch. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.11 (GNU/Linux) iQIVAwUATwtaEmCrR//JCVInAQIUqBAAkqKDGCyKmC2nDfz5ejYNUvugkDxgYv5I fl9UUfBc2cLDVyOynzjH9SLTphVAI8jZa0KZAlvB8/+4Wcg7XNhUFPDH868zlPzP mSsPPTnb3WJTqb1PLKi7oTbA7CfsX/srRaAtrEX7Nng7uGTZZq+5RL6mOR/bqHyR F/VuV5U9HkDjgM7T7NtcNMqP9ysHDSrcNDse62yKh8FLot59rqXEEXZWTIYZphbI v+BURp4EHs5Wm5AVJbpGmWhk4+NgRCLE0ZKZlfxnJctFz5+bW11TX/85ua+UXtmt Fnij44jSmAzbQ1o0VLbN760iBsbPN/JElYWXwIqR6v5M+Hd2UDRm3a6Bc1xqUNx0 0C8DEoo78XebhldAsN1TL/V94j1ojuNyWC7qkn9VBZLTiVYPyV/oeIdxtR19u1lB QctpXeUPCfdDyD+wAWbqid0MExayP3TAwJ5vK8Tw+ssIv3A19RkUI6kdGaW4RqyL 5n5o7Ze4CGOzrthWuyfw5flKbjRUrmtLO6TTgPZKCwxeiQh3G1GJcCL6lKbGbH3M Z8jNWzEMMExZU+55P8hRrtNgnx6rqn2bWi/3cCSmuKB6KHBUWXfKJw3rmTcWOsLB aNSXqYoWtTK9hJ0zo1xIAGmnJlfrO9I66abCuHHjDKVh1W5j7zmZwrj4ErUuS/dO UHOmrQN/GOY= =P4kO -----END PGP SIGNATURE----- Merge tag 'pm' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc power management changes for omap and imx A significant part of the changes for these two platforms went into power management, so they are split out into a separate branch. * tag 'pm' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (65 commits) ARM: imx6: remove __CPUINIT annotation from v7_invalidate_l1 ARM: imx6: fix v7_invalidate_l1 by adding I-Cache invalidation ARM: imx6q: resume PL310 only when CACHE_L2X0 defined ARM: imx6q: build pm code only when CONFIG_PM selected ARM: mx5: use generic irq chip pm interface for pm functions on ARM: omap: pass minimal SoC/board data for UART from dt arm/dts: Add minimal device tree support for omap2420 and omap2430 omap-serial: Add minimal device tree support omap-serial: Use default clock speed (48Mhz) if not specified omap-serial: Get rid of all pdev->id usage ARM: OMAP2+: hwmod: Add a new flag to handle hwmods left enabled at init ARM: OMAP4: PRM: use PRCM interrupt handler ARM: OMAP3: pm: use prcm chain handler ARM: OMAP: hwmod: add support for selecting mpu_irq for each wakeup pad ARM: OMAP2+: mux: add support for PAD wakeup interrupts ARM: OMAP: PRCM: add suspend prepare / finish support ARM: OMAP: PRCM: add support for chain interrupt handler ARM: OMAP3/4: PRM: add functions to read pending IRQs, PRM barrier ARM: OMAP2+: hwmod: Add API to enable IO ring wakeup ARM: OMAP2+: mux: add wakeup-capable hwmod mux entries to dynamic list ...
143 lines
4.8 KiB
C
143 lines
4.8 KiB
C
/*
|
|
* Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*/
|
|
|
|
/*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MXC_COMMON_H__
|
|
#define __ASM_ARCH_MXC_COMMON_H__
|
|
|
|
struct platform_device;
|
|
struct clk;
|
|
enum mxc_cpu_pwr_mode;
|
|
|
|
extern void mx1_map_io(void);
|
|
extern void mx21_map_io(void);
|
|
extern void mx25_map_io(void);
|
|
extern void mx27_map_io(void);
|
|
extern void mx31_map_io(void);
|
|
extern void mx35_map_io(void);
|
|
extern void mx50_map_io(void);
|
|
extern void mx51_map_io(void);
|
|
extern void mx53_map_io(void);
|
|
extern void imx1_init_early(void);
|
|
extern void imx21_init_early(void);
|
|
extern void imx25_init_early(void);
|
|
extern void imx27_init_early(void);
|
|
extern void imx31_init_early(void);
|
|
extern void imx35_init_early(void);
|
|
extern void imx50_init_early(void);
|
|
extern void imx51_init_early(void);
|
|
extern void imx53_init_early(void);
|
|
extern void mxc_init_irq(void __iomem *);
|
|
extern void tzic_init_irq(void __iomem *);
|
|
extern void mx1_init_irq(void);
|
|
extern void mx21_init_irq(void);
|
|
extern void mx25_init_irq(void);
|
|
extern void mx27_init_irq(void);
|
|
extern void mx31_init_irq(void);
|
|
extern void mx35_init_irq(void);
|
|
extern void mx50_init_irq(void);
|
|
extern void mx51_init_irq(void);
|
|
extern void mx53_init_irq(void);
|
|
extern void imx1_soc_init(void);
|
|
extern void imx21_soc_init(void);
|
|
extern void imx25_soc_init(void);
|
|
extern void imx27_soc_init(void);
|
|
extern void imx31_soc_init(void);
|
|
extern void imx35_soc_init(void);
|
|
extern void imx50_soc_init(void);
|
|
extern void imx51_soc_init(void);
|
|
extern void imx53_soc_init(void);
|
|
extern void epit_timer_init(struct clk *timer_clk, void __iomem *base, int irq);
|
|
extern void mxc_timer_init(struct clk *timer_clk, void __iomem *, int);
|
|
extern int mx1_clocks_init(unsigned long fref);
|
|
extern int mx21_clocks_init(unsigned long lref, unsigned long fref);
|
|
extern int mx25_clocks_init(void);
|
|
extern int mx27_clocks_init(unsigned long fref);
|
|
extern int mx31_clocks_init(unsigned long fref);
|
|
extern int mx35_clocks_init(void);
|
|
extern int mx51_clocks_init(unsigned long ckil, unsigned long osc,
|
|
unsigned long ckih1, unsigned long ckih2);
|
|
extern int mx53_clocks_init(unsigned long ckil, unsigned long osc,
|
|
unsigned long ckih1, unsigned long ckih2);
|
|
extern int mx51_clocks_init_dt(void);
|
|
extern int mx53_clocks_init_dt(void);
|
|
extern int mx6q_clocks_init(void);
|
|
extern struct platform_device *mxc_register_gpio(char *name, int id,
|
|
resource_size_t iobase, resource_size_t iosize, int irq, int irq_high);
|
|
extern void mxc_set_cpu_type(unsigned int type);
|
|
extern void mxc_restart(char, const char *);
|
|
extern void mxc_arch_reset_init(void __iomem *);
|
|
extern int mx53_revision(void);
|
|
extern int mx53_display_revision(void);
|
|
|
|
enum mxc_cpu_pwr_mode {
|
|
WAIT_CLOCKED, /* wfi only */
|
|
WAIT_UNCLOCKED, /* WAIT */
|
|
WAIT_UNCLOCKED_POWER_OFF, /* WAIT + SRPG */
|
|
STOP_POWER_ON, /* just STOP */
|
|
STOP_POWER_OFF, /* STOP + SRPG */
|
|
};
|
|
|
|
extern void mx5_cpu_lp_set(enum mxc_cpu_pwr_mode mode);
|
|
extern void imx_print_silicon_rev(const char *cpu, int srev);
|
|
|
|
void avic_handle_irq(struct pt_regs *);
|
|
void tzic_handle_irq(struct pt_regs *);
|
|
|
|
#define imx1_handle_irq avic_handle_irq
|
|
#define imx21_handle_irq avic_handle_irq
|
|
#define imx25_handle_irq avic_handle_irq
|
|
#define imx27_handle_irq avic_handle_irq
|
|
#define imx31_handle_irq avic_handle_irq
|
|
#define imx35_handle_irq avic_handle_irq
|
|
#define imx50_handle_irq tzic_handle_irq
|
|
#define imx51_handle_irq tzic_handle_irq
|
|
#define imx53_handle_irq tzic_handle_irq
|
|
#define imx6q_handle_irq gic_handle_irq
|
|
|
|
extern void imx_enable_cpu(int cpu, bool enable);
|
|
extern void imx_set_cpu_jump(int cpu, void *jump_addr);
|
|
#ifdef CONFIG_DEBUG_LL
|
|
extern void imx_lluart_map_io(void);
|
|
#else
|
|
static inline void imx_lluart_map_io(void) {}
|
|
#endif
|
|
extern void v7_cpu_resume(void);
|
|
extern u32 *pl310_get_save_ptr(void);
|
|
#ifdef CONFIG_SMP
|
|
extern void v7_secondary_startup(void);
|
|
extern void imx_scu_map_io(void);
|
|
extern void imx_smp_prepare(void);
|
|
#else
|
|
static inline void imx_scu_map_io(void) {}
|
|
static inline void imx_smp_prepare(void) {}
|
|
#endif
|
|
extern void imx_enable_cpu(int cpu, bool enable);
|
|
extern void imx_set_cpu_jump(int cpu, void *jump_addr);
|
|
extern void imx_src_init(void);
|
|
extern void imx_src_prepare_restart(void);
|
|
extern void imx_gpc_init(void);
|
|
extern void imx_gpc_pre_suspend(void);
|
|
extern void imx_gpc_post_resume(void);
|
|
extern void imx51_babbage_common_init(void);
|
|
extern void imx53_ard_common_init(void);
|
|
extern void imx53_evk_common_init(void);
|
|
extern void imx53_qsb_common_init(void);
|
|
extern void imx53_smd_common_init(void);
|
|
extern int imx6q_set_lpm(enum mxc_cpu_pwr_mode mode);
|
|
extern void imx6q_clock_map_io(void);
|
|
|
|
#ifdef CONFIG_PM
|
|
extern void imx6q_pm_init(void);
|
|
#else
|
|
static inline void imx6q_pm_init(void) {}
|
|
#endif
|
|
|
|
#endif
|