41195d236e
ARC common code to enable a SMP system + ISS provided SMP extensions. ARC700 natively lacks SMP support, hence some of the core features are are only enabled if SoCs have the necessary h/w pixie-dust. This includes: -Inter Processor Interrupts (IPI) -Cache coherency -load-locked/store-conditional ... The low level exception handling would be completely broken in SMP because we don't have hardware assisted stack switching. Thus a fair bit of this code is repurposing the MMU_SCRATCH reg for event handler prologues to keep them re-entrant. Many thanks to Rajeshwar Ranga for his initial "major" contributions to SMP Port (back in 2008), and to Noam Camus and Gilad Ben-Yossef for help with resurrecting that in 3.2 kernel (2012). Note that this platform code is again singleton design pattern - so multiple SMP platforms won't build at the moment - this deficiency is addressed in subsequent patches within this series. Signed-off-by: Vineet Gupta <vgupta@synopsys.com> Cc: Arnd Bergmann <arnd@arndb.de> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Rajeshwar Ranga <rajeshwar.ranga@gmail.com> Cc: Noam Camus <noamc@ezchip.com> Cc: Gilad Ben-Yossef <gilad@benyossef.com>
24 lines
729 B
Makefile
24 lines
729 B
Makefile
#
|
|
# Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
|
|
#
|
|
# This program is free software; you can redistribute it and/or modify
|
|
# it under the terms of the GNU General Public License version 2 as
|
|
# published by the Free Software Foundation.
|
|
|
|
# Pass UTS_MACHINE for user_regset definition
|
|
CFLAGS_ptrace.o += -DUTS_MACHINE='"$(UTS_MACHINE)"'
|
|
|
|
obj-y := arcksyms.o setup.o irq.o time.o reset.o ptrace.o entry.o process.o
|
|
obj-y += signal.o traps.o sys.o troubleshoot.o stacktrace.o clk.o
|
|
obj-y += devtree.o
|
|
|
|
obj-$(CONFIG_MODULES) += arcksyms.o module.o
|
|
obj-$(CONFIG_SMP) += smp.o
|
|
|
|
obj-$(CONFIG_ARC_FPU_SAVE_RESTORE) += fpu.o
|
|
CFLAGS_fpu.o += -mdpfp
|
|
|
|
obj-y += ctx_sw_asm.o
|
|
|
|
extra-y := vmlinux.lds head.o
|