Peter Zijlstra 3daa96d672 perf/intel: Remove Perfmon-v4 counter_freezing support ... Perfmon-v4 counter freezing is fundamentally broken; remove this default disabled code to make sure nobody uses it. The feature is called Freeze-on-PMI in the SDM, and if it would do that, there wouldn't actually be a problem, *however* it does something subtly different. It globally disables the whole PMU when it raises the PMI, not when the PMI hits. This means there's a window between the PMI getting raised and the PMI actually getting served where we loose events and this violates the perf counter independence. That is, a counting event should not result in a different event count when there is a sampling event co-scheduled. This is known to break existing software (RR). Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>		2021-01-27 17:26:58 +01:00
..
amd	x86/CPU/AMD: Remove amd_get_nb_id()	2020-11-19 11:43:17 +01:00
intel	perf/intel: Remove Perfmon-v4 counter_freezing support	2021-01-27 17:26:58 +01:00
zhaoxin	x86/perf: Fix a typo	2020-07-22 10:22:08 +02:00
core.c	x86/perf: Use static_call for x86_pmu.guest_get_msrs	2021-01-27 17:26:58 +01:00
Kconfig	treewide: replace '---help---' in Kconfig files with 'help'	2020-06-14 01:57:21 +09:00
Makefile	perf/x86/rapl: Fix RAPL config variable bug	2020-06-02 11:52:56 +02:00
msr.c	perf/x86/msr: Add Rocket Lake CPU support	2020-10-29 11:00:40 +01:00
perf_event.h	perf/intel: Remove Perfmon-v4 counter_freezing support	2021-01-27 17:26:58 +01:00
probe.c	perf/x86/rapl: Make perf_probe_msr() more robust and flexible	2020-05-28 07:58:55 +02:00
probe.h	perf/x86: Add MSR probe interface	2019-06-24 19:28:31 +02:00
rapl.c	perf/x86: fix sysfs type mismatches	2020-11-17 13:15:38 +01:00