forked from Minki/linux
374c3f552d
The switch to using the generic irq framework removed the coldfire_trap_init() code, so remove all references to it. Signed-off-by: Greg Ungerer <gerg@uclinux.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
141 lines
3.7 KiB
C
141 lines
3.7 KiB
C
/***************************************************************************/
|
|
|
|
/*
|
|
* linux/arch/m68knommu/platform/5307/config.c
|
|
*
|
|
* Copyright (C) 1999-2002, Greg Ungerer (gerg@snapgear.com)
|
|
* Copyright (C) 2000, Lineo (www.lineo.com)
|
|
*/
|
|
|
|
/***************************************************************************/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/param.h>
|
|
#include <linux/init.h>
|
|
#include <linux/interrupt.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/dma.h>
|
|
#include <asm/traps.h>
|
|
#include <asm/machdep.h>
|
|
#include <asm/coldfire.h>
|
|
#include <asm/mcftimer.h>
|
|
#include <asm/mcfsim.h>
|
|
#include <asm/mcfdma.h>
|
|
#include <asm/mcfwdebug.h>
|
|
|
|
/***************************************************************************/
|
|
|
|
void coldfire_tick(void);
|
|
void coldfire_timer_init(irq_handler_t handler);
|
|
unsigned long coldfire_timer_offset(void);
|
|
void coldfire_reset(void);
|
|
|
|
extern unsigned int mcf_timervector;
|
|
extern unsigned int mcf_profilevector;
|
|
extern unsigned int mcf_timerlevel;
|
|
|
|
/***************************************************************************/
|
|
|
|
/*
|
|
* Some platforms need software versions of the GPIO data registers.
|
|
*/
|
|
unsigned short ppdata;
|
|
unsigned char ledbank = 0xff;
|
|
|
|
/***************************************************************************/
|
|
|
|
/*
|
|
* DMA channel base address table.
|
|
*/
|
|
unsigned int dma_base_addr[MAX_M68K_DMA_CHANNELS] = {
|
|
MCF_MBAR + MCFDMA_BASE0,
|
|
MCF_MBAR + MCFDMA_BASE1,
|
|
MCF_MBAR + MCFDMA_BASE2,
|
|
MCF_MBAR + MCFDMA_BASE3,
|
|
};
|
|
|
|
unsigned int dma_device_address[MAX_M68K_DMA_CHANNELS];
|
|
|
|
/***************************************************************************/
|
|
|
|
void mcf_autovector(unsigned int vec)
|
|
{
|
|
volatile unsigned char *mbar;
|
|
|
|
if ((vec >= 25) && (vec <= 31)) {
|
|
mbar = (volatile unsigned char *) MCF_MBAR;
|
|
vec = 0x1 << (vec - 24);
|
|
*(mbar + MCFSIM_AVR) |= vec;
|
|
mcf_setimr(mcf_getimr() & ~vec);
|
|
}
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
void mcf_settimericr(unsigned int timer, unsigned int level)
|
|
{
|
|
volatile unsigned char *icrp;
|
|
unsigned int icr, imr;
|
|
|
|
if (timer <= 2) {
|
|
switch (timer) {
|
|
case 2: icr = MCFSIM_TIMER2ICR; imr = MCFSIM_IMR_TIMER2; break;
|
|
default: icr = MCFSIM_TIMER1ICR; imr = MCFSIM_IMR_TIMER1; break;
|
|
}
|
|
|
|
icrp = (volatile unsigned char *) (MCF_MBAR + icr);
|
|
*icrp = MCFSIM_ICR_AUTOVEC | (level << 2) | MCFSIM_ICR_PRI3;
|
|
mcf_setimr(mcf_getimr() & ~imr);
|
|
}
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
int mcf_timerirqpending(int timer)
|
|
{
|
|
unsigned int imr = 0;
|
|
|
|
switch (timer) {
|
|
case 1: imr = MCFSIM_IMR_TIMER1; break;
|
|
case 2: imr = MCFSIM_IMR_TIMER2; break;
|
|
default: break;
|
|
}
|
|
return (mcf_getipr() & imr);
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
void config_BSP(char *commandp, int size)
|
|
{
|
|
mcf_setimr(MCFSIM_IMR_MASKALL);
|
|
|
|
#if defined(CONFIG_NETtel) || defined(CONFIG_eLIA) || \
|
|
defined(CONFIG_DISKtel) || defined(CONFIG_SECUREEDGEMP3) || \
|
|
defined(CONFIG_CLEOPATRA)
|
|
/* Copy command line from FLASH to local buffer... */
|
|
memcpy(commandp, (char *) 0xf0004000, size);
|
|
commandp[size-1] = 0;
|
|
/* Different timer setup - to prevent device clash */
|
|
mcf_timervector = 30;
|
|
mcf_profilevector = 31;
|
|
mcf_timerlevel = 6;
|
|
#endif
|
|
|
|
mach_sched_init = coldfire_timer_init;
|
|
mach_tick = coldfire_tick;
|
|
mach_gettimeoffset = coldfire_timer_offset;
|
|
mach_reset = coldfire_reset;
|
|
|
|
#ifdef MCF_BDM_DISABLE
|
|
/*
|
|
* Disable the BDM clocking. This also turns off most of the rest of
|
|
* the BDM device. This is good for EMC reasons. This option is not
|
|
* incompatible with the memory protection option.
|
|
*/
|
|
wdebug(MCFDEBUG_CSR, MCFDEBUG_CSR_PSTCLK);
|
|
#endif
|
|
}
|
|
|
|
/***************************************************************************/
|