Charlene Liu 39bca3599a drm/amd/display: add a option to force the clock at every mode change. ... [Description] This is for HW negative stress testing use. force reset the dispclk and dppclk even the same clock already set in HW. Signed-off-by: Charlene Liu <charlene.liu@amd.com> Reviewed-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com> Acked-by: Leo Li <sunpeng.li@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2019-07-18 14:27:25 -05:00
..
dce100	drm/amd/display: Add DCN2 clk mgr	2019-06-21 18:59:34 -05:00
dce110	drm/amd/display: Copy max_clks_by_state after dce_clk_mgr_construct	2019-07-18 14:18:09 -05:00
dce112	drm/amd/display: Copy max_clks_by_state after dce_clk_mgr_construct	2019-07-18 14:18:09 -05:00
dce120	drm/amd/display: Copy max_clks_by_state after dce_clk_mgr_construct	2019-07-18 14:18:09 -05:00
dcn10	Merge branch 'drm-next' into drm-next-5.3	2019-06-25 08:42:25 -05:00
dcn20	drm/amd/display: add a option to force the clock at every mode change.	2019-07-18 14:27:25 -05:00
clk_mgr.c	Merge branch 'drm-next' into drm-next-5.3	2019-06-25 08:42:25 -05:00
Makefile	drm/amd/display: Add DCN2 clk mgr	2019-06-21 18:59:34 -05:00