forked from Minki/linux
64393b3ae4
The recently modified nand buswitth configuration is not aligned with board reality: the double footprint on boards is always populated with 8bits buswidth nand flashes. So we have to consider that without particular configuration the 8bits buswidth is selected by default. Moreover, the previous logic was always using !board_have_nand_8bit(), we change it to a simpler: board_have_nand_16bit(). Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com> Tested-by: Ludovic Desroches <ludovic.desroches@atmel.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
26 lines
504 B
C
26 lines
504 B
C
/*
|
|
* Copyright (C) 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
|
|
*
|
|
* Under GPLv2 only
|
|
*/
|
|
|
|
#ifndef __ARCH_SYSTEM_REV_H__
|
|
#define __ARCH_SYSTEM_REV_H__
|
|
|
|
/*
|
|
* board revision encoding
|
|
* mach specific
|
|
* the 16-31 bit are reserved for at91 generic information
|
|
*
|
|
* bit 31:
|
|
* 0 => nand 8 bit
|
|
* 1 => nand 16 bit
|
|
*/
|
|
#define BOARD_HAVE_NAND_16BIT (1 << 31)
|
|
static inline int board_have_nand_16bit(void)
|
|
{
|
|
return system_rev & BOARD_HAVE_NAND_16BIT;
|
|
}
|
|
|
|
#endif /* __ARCH_SYSTEM_REV_H__ */
|