forked from Minki/linux
7216436420
Some panels only accept bpc (bit per color) 6-bit. But, the default bpc in mt8173 display data path is 8-bit. If we didn't enable dithering function to convert bpc, display cannot show the smooth grayscale image. In mt8173, the dithering function in OD (OverDrive) and GAMMA module, we have to config them with connector->display_mode.bpc when CRTC initial. 1. Clear the default value at *_DITHER_5 and *_DITHER_7 register. 2. Calculate the LSB_ERR_SHIFT bits and ADD_LSHIFT bits two values. i.e. Input bpc of OD is 10 bits, we assume the bpc of panel is 6-bit, so, we need to set 4-bit to LSB_ERR_SHIFT and ADD_LSHIFT bits respectively. 3. Then, set the OD or GAMMA to dithering mode depends on path-1 or path-2. Signed-off-by: Bibby Hsieh <bibby.hsieh@mediatek.com> Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
163 lines
4.4 KiB
C
163 lines
4.4 KiB
C
/*
|
|
* Copyright (c) 2015 MediaTek Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef MTK_DRM_DDP_COMP_H
|
|
#define MTK_DRM_DDP_COMP_H
|
|
|
|
#include <linux/io.h>
|
|
|
|
struct device;
|
|
struct device_node;
|
|
struct drm_crtc;
|
|
struct drm_device;
|
|
struct mtk_plane_state;
|
|
struct drm_crtc_state;
|
|
|
|
enum mtk_ddp_comp_type {
|
|
MTK_DISP_OVL,
|
|
MTK_DISP_RDMA,
|
|
MTK_DISP_WDMA,
|
|
MTK_DISP_COLOR,
|
|
MTK_DISP_AAL,
|
|
MTK_DISP_GAMMA,
|
|
MTK_DISP_UFOE,
|
|
MTK_DSI,
|
|
MTK_DPI,
|
|
MTK_DISP_PWM,
|
|
MTK_DISP_MUTEX,
|
|
MTK_DISP_OD,
|
|
MTK_DDP_COMP_TYPE_MAX,
|
|
};
|
|
|
|
enum mtk_ddp_comp_id {
|
|
DDP_COMPONENT_AAL,
|
|
DDP_COMPONENT_COLOR0,
|
|
DDP_COMPONENT_COLOR1,
|
|
DDP_COMPONENT_DPI0,
|
|
DDP_COMPONENT_DSI0,
|
|
DDP_COMPONENT_DSI1,
|
|
DDP_COMPONENT_GAMMA,
|
|
DDP_COMPONENT_OD,
|
|
DDP_COMPONENT_OVL0,
|
|
DDP_COMPONENT_OVL1,
|
|
DDP_COMPONENT_PWM0,
|
|
DDP_COMPONENT_PWM1,
|
|
DDP_COMPONENT_RDMA0,
|
|
DDP_COMPONENT_RDMA1,
|
|
DDP_COMPONENT_RDMA2,
|
|
DDP_COMPONENT_UFOE,
|
|
DDP_COMPONENT_WDMA0,
|
|
DDP_COMPONENT_WDMA1,
|
|
DDP_COMPONENT_ID_MAX,
|
|
};
|
|
|
|
struct mtk_ddp_comp;
|
|
|
|
struct mtk_ddp_comp_funcs {
|
|
void (*config)(struct mtk_ddp_comp *comp, unsigned int w,
|
|
unsigned int h, unsigned int vrefresh, unsigned int bpc);
|
|
void (*start)(struct mtk_ddp_comp *comp);
|
|
void (*stop)(struct mtk_ddp_comp *comp);
|
|
void (*enable_vblank)(struct mtk_ddp_comp *comp, struct drm_crtc *crtc);
|
|
void (*disable_vblank)(struct mtk_ddp_comp *comp);
|
|
void (*layer_on)(struct mtk_ddp_comp *comp, unsigned int idx);
|
|
void (*layer_off)(struct mtk_ddp_comp *comp, unsigned int idx);
|
|
void (*layer_config)(struct mtk_ddp_comp *comp, unsigned int idx,
|
|
struct mtk_plane_state *state);
|
|
void (*gamma_set)(struct mtk_ddp_comp *comp,
|
|
struct drm_crtc_state *state);
|
|
};
|
|
|
|
struct mtk_ddp_comp {
|
|
struct clk *clk;
|
|
void __iomem *regs;
|
|
int irq;
|
|
struct device *larb_dev;
|
|
enum mtk_ddp_comp_id id;
|
|
const struct mtk_ddp_comp_funcs *funcs;
|
|
};
|
|
|
|
static inline void mtk_ddp_comp_config(struct mtk_ddp_comp *comp,
|
|
unsigned int w, unsigned int h,
|
|
unsigned int vrefresh, unsigned int bpc)
|
|
{
|
|
if (comp->funcs && comp->funcs->config)
|
|
comp->funcs->config(comp, w, h, vrefresh, bpc);
|
|
}
|
|
|
|
static inline void mtk_ddp_comp_start(struct mtk_ddp_comp *comp)
|
|
{
|
|
if (comp->funcs && comp->funcs->start)
|
|
comp->funcs->start(comp);
|
|
}
|
|
|
|
static inline void mtk_ddp_comp_stop(struct mtk_ddp_comp *comp)
|
|
{
|
|
if (comp->funcs && comp->funcs->stop)
|
|
comp->funcs->stop(comp);
|
|
}
|
|
|
|
static inline void mtk_ddp_comp_enable_vblank(struct mtk_ddp_comp *comp,
|
|
struct drm_crtc *crtc)
|
|
{
|
|
if (comp->funcs && comp->funcs->enable_vblank)
|
|
comp->funcs->enable_vblank(comp, crtc);
|
|
}
|
|
|
|
static inline void mtk_ddp_comp_disable_vblank(struct mtk_ddp_comp *comp)
|
|
{
|
|
if (comp->funcs && comp->funcs->disable_vblank)
|
|
comp->funcs->disable_vblank(comp);
|
|
}
|
|
|
|
static inline void mtk_ddp_comp_layer_on(struct mtk_ddp_comp *comp,
|
|
unsigned int idx)
|
|
{
|
|
if (comp->funcs && comp->funcs->layer_on)
|
|
comp->funcs->layer_on(comp, idx);
|
|
}
|
|
|
|
static inline void mtk_ddp_comp_layer_off(struct mtk_ddp_comp *comp,
|
|
unsigned int idx)
|
|
{
|
|
if (comp->funcs && comp->funcs->layer_off)
|
|
comp->funcs->layer_off(comp, idx);
|
|
}
|
|
|
|
static inline void mtk_ddp_comp_layer_config(struct mtk_ddp_comp *comp,
|
|
unsigned int idx,
|
|
struct mtk_plane_state *state)
|
|
{
|
|
if (comp->funcs && comp->funcs->layer_config)
|
|
comp->funcs->layer_config(comp, idx, state);
|
|
}
|
|
|
|
static inline void mtk_ddp_gamma_set(struct mtk_ddp_comp *comp,
|
|
struct drm_crtc_state *state)
|
|
{
|
|
if (comp->funcs && comp->funcs->gamma_set)
|
|
comp->funcs->gamma_set(comp, state);
|
|
}
|
|
|
|
int mtk_ddp_comp_get_id(struct device_node *node,
|
|
enum mtk_ddp_comp_type comp_type);
|
|
int mtk_ddp_comp_init(struct device *dev, struct device_node *comp_node,
|
|
struct mtk_ddp_comp *comp, enum mtk_ddp_comp_id comp_id,
|
|
const struct mtk_ddp_comp_funcs *funcs);
|
|
int mtk_ddp_comp_register(struct drm_device *drm, struct mtk_ddp_comp *comp);
|
|
void mtk_ddp_comp_unregister(struct drm_device *drm, struct mtk_ddp_comp *comp);
|
|
void mtk_dither_set(struct mtk_ddp_comp *comp, unsigned int bpc,
|
|
unsigned int CFG);
|
|
|
|
#endif /* MTK_DRM_DDP_COMP_H */
|