Stephen Boyd
d2b21013bf
Merge branches 'clk-st', 'clk-si' and 'clk-hisilicon' into clk-next
- Stop using clock-output-names in ST clk drivers
* clk-st:
dt-bindings: clock: st: clkgen-fsyn: add new introduced compatible
clk: st: clkgen-fsyn: embed soc clock outputs within compatible data
dt-bindings: clock: st: clkgen-pll: add new introduced compatible
clk: st: clkgen-pll: embed soc clock outputs within compatible data
dt-bindings: clock: st: flexgen: add new introduced compatible
clk: st: flexgen: embed soc clock outputs within compatible data
clk: st: clkgen-pll: remove unused variable of struct clkgen_pll
* clk-si:
clk: si5341: Add sysfs properties to allow checking/resetting device faults
clk: si5341: Add silabs,iovdd-33 property
clk: si5341: Add silabs,xaxb-ext-clk property
clk: si5341: Allow different output VDD_SEL values
clk: si5341: Update initialization magic
clk: si5341: Check for input clock presence and PLL lock on startup
clk: si5341: Avoid divide errors due to bogus register contents
clk: si5341: Wait for DEVICE_READY on startup
dt-bindings: clock: clk-si5341: Add new attributes
* clk-hisilicon:
clk: hisilicon: Add clock driver for hi3559A SoC
dt-bindings: Document the hi3559a clock bindings
2021-06-29 13:33:42 -07:00
..
2021-04-26 17:04:27 +02:00
2021-05-07 00:26:34 -07:00
2021-04-26 12:30:36 -07:00
2021-04-13 23:15:09 +02:00
2021-06-29 13:33:42 -07:00
2021-05-01 15:32:18 -07:00
2021-04-22 13:41:49 +01:00
2021-06-29 13:33:10 -07:00
2021-04-28 09:24:36 -07:00
2021-05-08 08:31:46 -07:00
2021-04-22 10:30:27 -03:00
2021-04-28 17:22:10 -07:00
2021-04-29 11:57:23 -07:00
2021-04-26 16:59:21 +02:00
2021-05-07 11:23:41 -07:00
2021-05-08 08:31:46 -07:00
2021-05-07 00:34:51 -07:00