It seems on some chipsets that doing this from the 0x20 handler causes the display engine to not ever signal the final 0x40 stage. Signed-off-by: Ben Skeggs <bskeggs@redhat.com> |
||
---|---|---|
.. | ||
drm | ||
vga | ||
Makefile |
It seems on some chipsets that doing this from the 0x20 handler causes the display engine to not ever signal the final 0x40 stage. Signed-off-by: Ben Skeggs <bskeggs@redhat.com> |
||
---|---|---|
.. | ||
drm | ||
vga | ||
Makefile |