Fatemeh Darbehani 1c164f7082 drm/amd/display: Add pixel clock values to dtn logs ... [Why] To make sure future changes in DAL for SMU msgs will not change the current behaviour and to make sure clock registeres are programmed correctly based on SMU msgs that DAL sends. Signed-off-by: Fatemeh Darbehani <fatemeh.darbehani@amd.com> Reviewed-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com> Acked-by: Leo Li <sunpeng.li@amd.com> Acked-by: Yongqiang Sun <yongqiang.sun@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2019-01-14 15:04:33 -05:00
..
acp	drm/amdgpu: Remove wrapper layer of cgs irq handling	2018-03-21 14:36:58 -05:00
amdgpu	drm/amdgpu: psp_ring_destroy cause psp->km_ring.ring_mem NULL	2019-01-14 15:04:31 -05:00
amdkfd	drm/amdgpu: Remove kgd2kfd function pointers	2019-01-14 15:04:29 -05:00
display	drm/amd/display: Add pixel clock values to dtn logs	2019-01-14 15:04:33 -05:00
include	drm/amdgpu: Remove kgd2kfd function pointers	2019-01-14 15:04:29 -05:00
lib
powerplay	drm/amd/powerplay: drop the unnecessary uclk hard min setting	2019-01-14 15:04:27 -05:00