forked from Minki/linux
493 lines
14 KiB
C
493 lines
14 KiB
C
/*
|
|
* Copyright (C) 2007 Ben Skeggs.
|
|
* All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining
|
|
* a copy of this software and associated documentation files (the
|
|
* "Software"), to deal in the Software without restriction, including
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
|
* distribute, sublicense, and/or sell copies of the Software, and to
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
|
* the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the
|
|
* next paragraph) shall be included in all copies or substantial
|
|
* portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
|
|
* IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
|
|
* LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
|
|
* OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
|
|
* WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#include "drmP.h"
|
|
#include "drm.h"
|
|
#include "nouveau_drv.h"
|
|
|
|
struct nv50_fifo_priv {
|
|
struct nouveau_gpuobj_ref *thingo[2];
|
|
int cur_thingo;
|
|
};
|
|
|
|
#define IS_G80 ((dev_priv->chipset & 0xf0) == 0x50)
|
|
|
|
static void
|
|
nv50_fifo_init_thingo(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
struct nv50_fifo_priv *priv = dev_priv->engine.fifo.priv;
|
|
struct nouveau_gpuobj_ref *cur;
|
|
int i, nr;
|
|
|
|
NV_DEBUG(dev, "\n");
|
|
|
|
cur = priv->thingo[priv->cur_thingo];
|
|
priv->cur_thingo = !priv->cur_thingo;
|
|
|
|
/* We never schedule channel 0 or 127 */
|
|
dev_priv->engine.instmem.prepare_access(dev, true);
|
|
for (i = 1, nr = 0; i < 127; i++) {
|
|
if (dev_priv->fifos[i] && dev_priv->fifos[i]->ramfc)
|
|
nv_wo32(dev, cur->gpuobj, nr++, i);
|
|
}
|
|
dev_priv->engine.instmem.finish_access(dev);
|
|
|
|
nv_wr32(dev, 0x32f4, cur->instance >> 12);
|
|
nv_wr32(dev, 0x32ec, nr);
|
|
nv_wr32(dev, 0x2500, 0x101);
|
|
}
|
|
|
|
static int
|
|
nv50_fifo_channel_enable(struct drm_device *dev, int channel, bool nt)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
struct nouveau_channel *chan = dev_priv->fifos[channel];
|
|
uint32_t inst;
|
|
|
|
NV_DEBUG(dev, "ch%d\n", channel);
|
|
|
|
if (!chan->ramfc)
|
|
return -EINVAL;
|
|
|
|
if (IS_G80)
|
|
inst = chan->ramfc->instance >> 12;
|
|
else
|
|
inst = chan->ramfc->instance >> 8;
|
|
nv_wr32(dev, NV50_PFIFO_CTX_TABLE(channel),
|
|
inst | NV50_PFIFO_CTX_TABLE_CHANNEL_ENABLED);
|
|
|
|
if (!nt)
|
|
nv50_fifo_init_thingo(dev);
|
|
return 0;
|
|
}
|
|
|
|
static void
|
|
nv50_fifo_channel_disable(struct drm_device *dev, int channel, bool nt)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
uint32_t inst;
|
|
|
|
NV_DEBUG(dev, "ch%d, nt=%d\n", channel, nt);
|
|
|
|
if (IS_G80)
|
|
inst = NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G80;
|
|
else
|
|
inst = NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G84;
|
|
nv_wr32(dev, NV50_PFIFO_CTX_TABLE(channel), inst);
|
|
|
|
if (!nt)
|
|
nv50_fifo_init_thingo(dev);
|
|
}
|
|
|
|
static void
|
|
nv50_fifo_init_reset(struct drm_device *dev)
|
|
{
|
|
uint32_t pmc_e = NV_PMC_ENABLE_PFIFO;
|
|
|
|
NV_DEBUG(dev, "\n");
|
|
|
|
nv_wr32(dev, NV03_PMC_ENABLE, nv_rd32(dev, NV03_PMC_ENABLE) & ~pmc_e);
|
|
nv_wr32(dev, NV03_PMC_ENABLE, nv_rd32(dev, NV03_PMC_ENABLE) | pmc_e);
|
|
}
|
|
|
|
static void
|
|
nv50_fifo_init_intr(struct drm_device *dev)
|
|
{
|
|
NV_DEBUG(dev, "\n");
|
|
|
|
nv_wr32(dev, NV03_PFIFO_INTR_0, 0xFFFFFFFF);
|
|
nv_wr32(dev, NV03_PFIFO_INTR_EN_0, 0xFFFFFFFF);
|
|
}
|
|
|
|
static void
|
|
nv50_fifo_init_context_table(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
int i;
|
|
|
|
NV_DEBUG(dev, "\n");
|
|
|
|
for (i = 0; i < NV50_PFIFO_CTX_TABLE__SIZE; i++) {
|
|
if (dev_priv->fifos[i])
|
|
nv50_fifo_channel_enable(dev, i, true);
|
|
else
|
|
nv50_fifo_channel_disable(dev, i, true);
|
|
}
|
|
|
|
nv50_fifo_init_thingo(dev);
|
|
}
|
|
|
|
static void
|
|
nv50_fifo_init_regs__nv(struct drm_device *dev)
|
|
{
|
|
NV_DEBUG(dev, "\n");
|
|
|
|
nv_wr32(dev, 0x250c, 0x6f3cfc34);
|
|
}
|
|
|
|
static void
|
|
nv50_fifo_init_regs(struct drm_device *dev)
|
|
{
|
|
NV_DEBUG(dev, "\n");
|
|
|
|
nv_wr32(dev, 0x2500, 0);
|
|
nv_wr32(dev, 0x3250, 0);
|
|
nv_wr32(dev, 0x3220, 0);
|
|
nv_wr32(dev, 0x3204, 0);
|
|
nv_wr32(dev, 0x3210, 0);
|
|
nv_wr32(dev, 0x3270, 0);
|
|
|
|
/* Enable dummy channels setup by nv50_instmem.c */
|
|
nv50_fifo_channel_enable(dev, 0, true);
|
|
nv50_fifo_channel_enable(dev, 127, true);
|
|
}
|
|
|
|
int
|
|
nv50_fifo_init(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
struct nv50_fifo_priv *priv;
|
|
int ret;
|
|
|
|
NV_DEBUG(dev, "\n");
|
|
|
|
priv = dev_priv->engine.fifo.priv;
|
|
if (priv) {
|
|
priv->cur_thingo = !priv->cur_thingo;
|
|
goto just_reset;
|
|
}
|
|
|
|
priv = kzalloc(sizeof(*priv), GFP_KERNEL);
|
|
if (!priv)
|
|
return -ENOMEM;
|
|
dev_priv->engine.fifo.priv = priv;
|
|
|
|
ret = nouveau_gpuobj_new_ref(dev, NULL, NULL, 0, 128*4, 0x1000,
|
|
NVOBJ_FLAG_ZERO_ALLOC, &priv->thingo[0]);
|
|
if (ret) {
|
|
NV_ERROR(dev, "error creating thingo0: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
ret = nouveau_gpuobj_new_ref(dev, NULL, NULL, 0, 128*4, 0x1000,
|
|
NVOBJ_FLAG_ZERO_ALLOC, &priv->thingo[1]);
|
|
if (ret) {
|
|
NV_ERROR(dev, "error creating thingo1: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
just_reset:
|
|
nv50_fifo_init_reset(dev);
|
|
nv50_fifo_init_intr(dev);
|
|
nv50_fifo_init_context_table(dev);
|
|
nv50_fifo_init_regs__nv(dev);
|
|
nv50_fifo_init_regs(dev);
|
|
dev_priv->engine.fifo.enable(dev);
|
|
dev_priv->engine.fifo.reassign(dev, true);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void
|
|
nv50_fifo_takedown(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
struct nv50_fifo_priv *priv = dev_priv->engine.fifo.priv;
|
|
|
|
NV_DEBUG(dev, "\n");
|
|
|
|
if (!priv)
|
|
return;
|
|
|
|
nouveau_gpuobj_ref_del(dev, &priv->thingo[0]);
|
|
nouveau_gpuobj_ref_del(dev, &priv->thingo[1]);
|
|
|
|
dev_priv->engine.fifo.priv = NULL;
|
|
kfree(priv);
|
|
}
|
|
|
|
int
|
|
nv50_fifo_channel_id(struct drm_device *dev)
|
|
{
|
|
return nv_rd32(dev, NV03_PFIFO_CACHE1_PUSH1) &
|
|
NV50_PFIFO_CACHE1_PUSH1_CHID_MASK;
|
|
}
|
|
|
|
int
|
|
nv50_fifo_create_context(struct nouveau_channel *chan)
|
|
{
|
|
struct drm_device *dev = chan->dev;
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
struct nouveau_gpuobj *ramfc = NULL;
|
|
int ret;
|
|
|
|
NV_DEBUG(dev, "ch%d\n", chan->id);
|
|
|
|
if (IS_G80) {
|
|
uint32_t ramin_poffset = chan->ramin->gpuobj->im_pramin->start;
|
|
uint32_t ramin_voffset = chan->ramin->gpuobj->im_backing_start;
|
|
|
|
ret = nouveau_gpuobj_new_fake(dev, ramin_poffset, ramin_voffset,
|
|
0x100, NVOBJ_FLAG_ZERO_ALLOC |
|
|
NVOBJ_FLAG_ZERO_FREE, &ramfc,
|
|
&chan->ramfc);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = nouveau_gpuobj_new_fake(dev, ramin_poffset + 0x0400,
|
|
ramin_voffset + 0x0400, 4096,
|
|
0, NULL, &chan->cache);
|
|
if (ret)
|
|
return ret;
|
|
} else {
|
|
ret = nouveau_gpuobj_new_ref(dev, chan, NULL, 0, 0x100, 256,
|
|
NVOBJ_FLAG_ZERO_ALLOC |
|
|
NVOBJ_FLAG_ZERO_FREE,
|
|
&chan->ramfc);
|
|
if (ret)
|
|
return ret;
|
|
ramfc = chan->ramfc->gpuobj;
|
|
|
|
ret = nouveau_gpuobj_new_ref(dev, chan, NULL, 0, 4096, 256,
|
|
0, &chan->cache);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
dev_priv->engine.instmem.prepare_access(dev, true);
|
|
|
|
nv_wo32(dev, ramfc, 0x08/4, chan->pushbuf_base);
|
|
nv_wo32(dev, ramfc, 0x10/4, chan->pushbuf_base);
|
|
nv_wo32(dev, ramfc, 0x48/4, chan->pushbuf->instance >> 4);
|
|
nv_wo32(dev, ramfc, 0x80/4, (0xc << 24) | (chan->ramht->instance >> 4));
|
|
nv_wo32(dev, ramfc, 0x3c/4, 0x00086078);
|
|
nv_wo32(dev, ramfc, 0x44/4, 0x2101ffff);
|
|
nv_wo32(dev, ramfc, 0x60/4, 0x7fffffff);
|
|
nv_wo32(dev, ramfc, 0x40/4, 0x00000000);
|
|
nv_wo32(dev, ramfc, 0x7c/4, 0x30000001);
|
|
nv_wo32(dev, ramfc, 0x78/4, 0x00000000);
|
|
nv_wo32(dev, ramfc, 0x4c/4, 0xffffffff);
|
|
|
|
if (!IS_G80) {
|
|
nv_wo32(dev, chan->ramin->gpuobj, 0, chan->id);
|
|
nv_wo32(dev, chan->ramin->gpuobj, 1,
|
|
chan->ramfc->instance >> 8);
|
|
|
|
nv_wo32(dev, ramfc, 0x88/4, chan->cache->instance >> 10);
|
|
nv_wo32(dev, ramfc, 0x98/4, chan->ramin->instance >> 12);
|
|
}
|
|
|
|
dev_priv->engine.instmem.finish_access(dev);
|
|
|
|
ret = nv50_fifo_channel_enable(dev, chan->id, false);
|
|
if (ret) {
|
|
NV_ERROR(dev, "error enabling ch%d: %d\n", chan->id, ret);
|
|
nouveau_gpuobj_ref_del(dev, &chan->ramfc);
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
void
|
|
nv50_fifo_destroy_context(struct nouveau_channel *chan)
|
|
{
|
|
struct drm_device *dev = chan->dev;
|
|
|
|
NV_DEBUG(dev, "ch%d\n", chan->id);
|
|
|
|
nouveau_gpuobj_ref_del(dev, &chan->ramfc);
|
|
nouveau_gpuobj_ref_del(dev, &chan->cache);
|
|
|
|
nv50_fifo_channel_disable(dev, chan->id, false);
|
|
|
|
/* Dummy channel, also used on ch 127 */
|
|
if (chan->id == 0)
|
|
nv50_fifo_channel_disable(dev, 127, false);
|
|
}
|
|
|
|
int
|
|
nv50_fifo_load_context(struct nouveau_channel *chan)
|
|
{
|
|
struct drm_device *dev = chan->dev;
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
struct nouveau_gpuobj *ramfc = chan->ramfc->gpuobj;
|
|
struct nouveau_gpuobj *cache = chan->cache->gpuobj;
|
|
int ptr, cnt;
|
|
|
|
NV_DEBUG(dev, "ch%d\n", chan->id);
|
|
|
|
dev_priv->engine.instmem.prepare_access(dev, false);
|
|
|
|
nv_wr32(dev, 0x3330, nv_ro32(dev, ramfc, 0x00/4));
|
|
nv_wr32(dev, 0x3334, nv_ro32(dev, ramfc, 0x04/4));
|
|
nv_wr32(dev, 0x3240, nv_ro32(dev, ramfc, 0x08/4));
|
|
nv_wr32(dev, 0x3320, nv_ro32(dev, ramfc, 0x0c/4));
|
|
nv_wr32(dev, 0x3244, nv_ro32(dev, ramfc, 0x10/4));
|
|
nv_wr32(dev, 0x3328, nv_ro32(dev, ramfc, 0x14/4));
|
|
nv_wr32(dev, 0x3368, nv_ro32(dev, ramfc, 0x18/4));
|
|
nv_wr32(dev, 0x336c, nv_ro32(dev, ramfc, 0x1c/4));
|
|
nv_wr32(dev, 0x3370, nv_ro32(dev, ramfc, 0x20/4));
|
|
nv_wr32(dev, 0x3374, nv_ro32(dev, ramfc, 0x24/4));
|
|
nv_wr32(dev, 0x3378, nv_ro32(dev, ramfc, 0x28/4));
|
|
nv_wr32(dev, 0x337c, nv_ro32(dev, ramfc, 0x2c/4));
|
|
nv_wr32(dev, 0x3228, nv_ro32(dev, ramfc, 0x30/4));
|
|
nv_wr32(dev, 0x3364, nv_ro32(dev, ramfc, 0x34/4));
|
|
nv_wr32(dev, 0x32a0, nv_ro32(dev, ramfc, 0x38/4));
|
|
nv_wr32(dev, 0x3224, nv_ro32(dev, ramfc, 0x3c/4));
|
|
nv_wr32(dev, 0x324c, nv_ro32(dev, ramfc, 0x40/4));
|
|
nv_wr32(dev, 0x2044, nv_ro32(dev, ramfc, 0x44/4));
|
|
nv_wr32(dev, 0x322c, nv_ro32(dev, ramfc, 0x48/4));
|
|
nv_wr32(dev, 0x3234, nv_ro32(dev, ramfc, 0x4c/4));
|
|
nv_wr32(dev, 0x3340, nv_ro32(dev, ramfc, 0x50/4));
|
|
nv_wr32(dev, 0x3344, nv_ro32(dev, ramfc, 0x54/4));
|
|
nv_wr32(dev, 0x3280, nv_ro32(dev, ramfc, 0x58/4));
|
|
nv_wr32(dev, 0x3254, nv_ro32(dev, ramfc, 0x5c/4));
|
|
nv_wr32(dev, 0x3260, nv_ro32(dev, ramfc, 0x60/4));
|
|
nv_wr32(dev, 0x3264, nv_ro32(dev, ramfc, 0x64/4));
|
|
nv_wr32(dev, 0x3268, nv_ro32(dev, ramfc, 0x68/4));
|
|
nv_wr32(dev, 0x326c, nv_ro32(dev, ramfc, 0x6c/4));
|
|
nv_wr32(dev, 0x32e4, nv_ro32(dev, ramfc, 0x70/4));
|
|
nv_wr32(dev, 0x3248, nv_ro32(dev, ramfc, 0x74/4));
|
|
nv_wr32(dev, 0x2088, nv_ro32(dev, ramfc, 0x78/4));
|
|
nv_wr32(dev, 0x2058, nv_ro32(dev, ramfc, 0x7c/4));
|
|
nv_wr32(dev, 0x2210, nv_ro32(dev, ramfc, 0x80/4));
|
|
|
|
cnt = nv_ro32(dev, ramfc, 0x84/4);
|
|
for (ptr = 0; ptr < cnt; ptr++) {
|
|
nv_wr32(dev, NV40_PFIFO_CACHE1_METHOD(ptr),
|
|
nv_ro32(dev, cache, (ptr * 2) + 0));
|
|
nv_wr32(dev, NV40_PFIFO_CACHE1_DATA(ptr),
|
|
nv_ro32(dev, cache, (ptr * 2) + 1));
|
|
}
|
|
nv_wr32(dev, NV03_PFIFO_CACHE1_PUT, cnt << 2);
|
|
nv_wr32(dev, NV03_PFIFO_CACHE1_GET, 0);
|
|
|
|
/* guessing that all the 0x34xx regs aren't on NV50 */
|
|
if (!IS_G80) {
|
|
nv_wr32(dev, 0x340c, nv_ro32(dev, ramfc, 0x88/4));
|
|
nv_wr32(dev, 0x3400, nv_ro32(dev, ramfc, 0x8c/4));
|
|
nv_wr32(dev, 0x3404, nv_ro32(dev, ramfc, 0x90/4));
|
|
nv_wr32(dev, 0x3408, nv_ro32(dev, ramfc, 0x94/4));
|
|
nv_wr32(dev, 0x3410, nv_ro32(dev, ramfc, 0x98/4));
|
|
}
|
|
|
|
dev_priv->engine.instmem.finish_access(dev);
|
|
|
|
nv_wr32(dev, NV03_PFIFO_CACHE1_PUSH1, chan->id | (1<<16));
|
|
return 0;
|
|
}
|
|
|
|
int
|
|
nv50_fifo_unload_context(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
struct nouveau_fifo_engine *pfifo = &dev_priv->engine.fifo;
|
|
struct nouveau_gpuobj *ramfc, *cache;
|
|
struct nouveau_channel *chan = NULL;
|
|
int chid, get, put, ptr;
|
|
|
|
NV_DEBUG(dev, "\n");
|
|
|
|
chid = pfifo->channel_id(dev);
|
|
if (chid < 1 || chid >= dev_priv->engine.fifo.channels - 1)
|
|
return 0;
|
|
|
|
chan = dev_priv->fifos[chid];
|
|
if (!chan) {
|
|
NV_ERROR(dev, "Inactive channel on PFIFO: %d\n", chid);
|
|
return -EINVAL;
|
|
}
|
|
NV_DEBUG(dev, "ch%d\n", chan->id);
|
|
ramfc = chan->ramfc->gpuobj;
|
|
cache = chan->cache->gpuobj;
|
|
|
|
dev_priv->engine.instmem.prepare_access(dev, true);
|
|
|
|
nv_wo32(dev, ramfc, 0x00/4, nv_rd32(dev, 0x3330));
|
|
nv_wo32(dev, ramfc, 0x04/4, nv_rd32(dev, 0x3334));
|
|
nv_wo32(dev, ramfc, 0x08/4, nv_rd32(dev, 0x3240));
|
|
nv_wo32(dev, ramfc, 0x0c/4, nv_rd32(dev, 0x3320));
|
|
nv_wo32(dev, ramfc, 0x10/4, nv_rd32(dev, 0x3244));
|
|
nv_wo32(dev, ramfc, 0x14/4, nv_rd32(dev, 0x3328));
|
|
nv_wo32(dev, ramfc, 0x18/4, nv_rd32(dev, 0x3368));
|
|
nv_wo32(dev, ramfc, 0x1c/4, nv_rd32(dev, 0x336c));
|
|
nv_wo32(dev, ramfc, 0x20/4, nv_rd32(dev, 0x3370));
|
|
nv_wo32(dev, ramfc, 0x24/4, nv_rd32(dev, 0x3374));
|
|
nv_wo32(dev, ramfc, 0x28/4, nv_rd32(dev, 0x3378));
|
|
nv_wo32(dev, ramfc, 0x2c/4, nv_rd32(dev, 0x337c));
|
|
nv_wo32(dev, ramfc, 0x30/4, nv_rd32(dev, 0x3228));
|
|
nv_wo32(dev, ramfc, 0x34/4, nv_rd32(dev, 0x3364));
|
|
nv_wo32(dev, ramfc, 0x38/4, nv_rd32(dev, 0x32a0));
|
|
nv_wo32(dev, ramfc, 0x3c/4, nv_rd32(dev, 0x3224));
|
|
nv_wo32(dev, ramfc, 0x40/4, nv_rd32(dev, 0x324c));
|
|
nv_wo32(dev, ramfc, 0x44/4, nv_rd32(dev, 0x2044));
|
|
nv_wo32(dev, ramfc, 0x48/4, nv_rd32(dev, 0x322c));
|
|
nv_wo32(dev, ramfc, 0x4c/4, nv_rd32(dev, 0x3234));
|
|
nv_wo32(dev, ramfc, 0x50/4, nv_rd32(dev, 0x3340));
|
|
nv_wo32(dev, ramfc, 0x54/4, nv_rd32(dev, 0x3344));
|
|
nv_wo32(dev, ramfc, 0x58/4, nv_rd32(dev, 0x3280));
|
|
nv_wo32(dev, ramfc, 0x5c/4, nv_rd32(dev, 0x3254));
|
|
nv_wo32(dev, ramfc, 0x60/4, nv_rd32(dev, 0x3260));
|
|
nv_wo32(dev, ramfc, 0x64/4, nv_rd32(dev, 0x3264));
|
|
nv_wo32(dev, ramfc, 0x68/4, nv_rd32(dev, 0x3268));
|
|
nv_wo32(dev, ramfc, 0x6c/4, nv_rd32(dev, 0x326c));
|
|
nv_wo32(dev, ramfc, 0x70/4, nv_rd32(dev, 0x32e4));
|
|
nv_wo32(dev, ramfc, 0x74/4, nv_rd32(dev, 0x3248));
|
|
nv_wo32(dev, ramfc, 0x78/4, nv_rd32(dev, 0x2088));
|
|
nv_wo32(dev, ramfc, 0x7c/4, nv_rd32(dev, 0x2058));
|
|
nv_wo32(dev, ramfc, 0x80/4, nv_rd32(dev, 0x2210));
|
|
|
|
put = (nv_rd32(dev, NV03_PFIFO_CACHE1_PUT) & 0x7ff) >> 2;
|
|
get = (nv_rd32(dev, NV03_PFIFO_CACHE1_GET) & 0x7ff) >> 2;
|
|
ptr = 0;
|
|
while (put != get) {
|
|
nv_wo32(dev, cache, ptr++,
|
|
nv_rd32(dev, NV40_PFIFO_CACHE1_METHOD(get)));
|
|
nv_wo32(dev, cache, ptr++,
|
|
nv_rd32(dev, NV40_PFIFO_CACHE1_DATA(get)));
|
|
get = (get + 1) & 0x1ff;
|
|
}
|
|
|
|
/* guessing that all the 0x34xx regs aren't on NV50 */
|
|
if (!IS_G80) {
|
|
nv_wo32(dev, ramfc, 0x84/4, ptr >> 1);
|
|
nv_wo32(dev, ramfc, 0x88/4, nv_rd32(dev, 0x340c));
|
|
nv_wo32(dev, ramfc, 0x8c/4, nv_rd32(dev, 0x3400));
|
|
nv_wo32(dev, ramfc, 0x90/4, nv_rd32(dev, 0x3404));
|
|
nv_wo32(dev, ramfc, 0x94/4, nv_rd32(dev, 0x3408));
|
|
nv_wo32(dev, ramfc, 0x98/4, nv_rd32(dev, 0x3410));
|
|
}
|
|
|
|
dev_priv->engine.instmem.finish_access(dev);
|
|
|
|
/*XXX: probably reload ch127 (NULL) state back too */
|
|
nv_wr32(dev, NV03_PFIFO_CACHE1_PUSH1, 127);
|
|
return 0;
|
|
}
|
|
|