forked from Minki/linux
0b2a213905
If we make all MCF_RCR (CPU reset register) addressing consistent across all ColdFire CPU family members that use it then we will be able to remove the duplicated copies of the code that use it. Signed-off-by: Greg Ungerer <gerg@uclinux.org>
110 lines
2.8 KiB
C
110 lines
2.8 KiB
C
/***************************************************************************/
|
|
|
|
/*
|
|
* linux/arch/m68knommu/platform/527x/config.c
|
|
*
|
|
* Sub-architcture dependent initialization code for the Freescale
|
|
* 5270/5271 CPUs.
|
|
*
|
|
* Copyright (C) 1999-2004, Greg Ungerer (gerg@snapgear.com)
|
|
* Copyright (C) 2001-2004, SnapGear Inc. (www.snapgear.com)
|
|
*/
|
|
|
|
/***************************************************************************/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/param.h>
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <asm/machdep.h>
|
|
#include <asm/coldfire.h>
|
|
#include <asm/mcfsim.h>
|
|
#include <asm/mcfuart.h>
|
|
|
|
/***************************************************************************/
|
|
|
|
#ifdef CONFIG_SPI_COLDFIRE_QSPI
|
|
|
|
static void __init m527x_qspi_init(void)
|
|
{
|
|
#if defined(CONFIG_M5271)
|
|
u16 par;
|
|
|
|
/* setup QSPS pins for QSPI with gpio CS control */
|
|
writeb(0x1f, MCFGPIO_PAR_QSPI);
|
|
/* and CS2 & CS3 as gpio */
|
|
par = readw(MCFGPIO_PAR_TIMER);
|
|
par &= 0x3f3f;
|
|
writew(par, MCFGPIO_PAR_TIMER);
|
|
#elif defined(CONFIG_M5275)
|
|
/* setup QSPS pins for QSPI with gpio CS control */
|
|
writew(0x003e, MCFGPIO_PAR_QSPI);
|
|
#endif
|
|
}
|
|
|
|
#endif /* CONFIG_SPI_COLDFIRE_QSPI */
|
|
|
|
/***************************************************************************/
|
|
|
|
static void __init m527x_uarts_init(void)
|
|
{
|
|
u16 sepmask;
|
|
|
|
/*
|
|
* External Pin Mask Setting & Enable External Pin for Interface
|
|
*/
|
|
sepmask = readw(MCF_IPSBAR + MCF_GPIO_PAR_UART);
|
|
sepmask |= UART0_ENABLE_MASK | UART1_ENABLE_MASK | UART2_ENABLE_MASK;
|
|
writew(sepmask, MCF_IPSBAR + MCF_GPIO_PAR_UART);
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
static void __init m527x_fec_init(void)
|
|
{
|
|
u16 par;
|
|
u8 v;
|
|
|
|
/* Set multi-function pins to ethernet mode for fec0 */
|
|
#if defined(CONFIG_M5271)
|
|
v = readb(MCF_IPSBAR + 0x100047);
|
|
writeb(v | 0xf0, MCF_IPSBAR + 0x100047);
|
|
#else
|
|
par = readw(MCF_IPSBAR + 0x100082);
|
|
writew(par | 0xf00, MCF_IPSBAR + 0x100082);
|
|
v = readb(MCF_IPSBAR + 0x100078);
|
|
writeb(v | 0xc0, MCF_IPSBAR + 0x100078);
|
|
#endif
|
|
|
|
#ifdef CONFIG_FEC2
|
|
/* Set multi-function pins to ethernet mode for fec1 */
|
|
par = readw(MCF_IPSBAR + 0x100082);
|
|
writew(par | 0xa0, MCF_IPSBAR + 0x100082);
|
|
v = readb(MCF_IPSBAR + 0x100079);
|
|
writeb(v | 0xc0, MCF_IPSBAR + 0x100079);
|
|
#endif
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
static void m527x_cpu_reset(void)
|
|
{
|
|
local_irq_disable();
|
|
__raw_writeb(MCF_RCR_SWRESET, MCF_RCR);
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
void __init config_BSP(char *commandp, int size)
|
|
{
|
|
mach_reset = m527x_cpu_reset;
|
|
mach_sched_init = hw_timer_init;
|
|
m527x_uarts_init();
|
|
m527x_fec_init();
|
|
#ifdef CONFIG_SPI_COLDFIRE_QSPI
|
|
m527x_qspi_init();
|
|
#endif
|
|
}
|
|
|
|
/***************************************************************************/
|