61bf32937b
[Why]
irq service requires changes for DCE6 support
[How]
(v1) DCE6 targets are added replicating existing DCE8 implementation.
due to missing CRTC_VERTICAL_INTERRUPT0_CONTROL registers/masks,
dce/dce_8_0_{d,sh_mask}.h used instead of dce/dce_6_0_{d,sh_mask}.h
(v2) DCE6 headers used adding the necessary vblank irq registers
(INT_MASK and VBLANK_STATUS) and vblank irq masks as implemented
in amdgpu driver.
Add vblank_irq_info_funcs_dce60 with .set and .ack as per commit
b10d51f ("drm/amd/display: Add interrupt entries for VBLANK isr.")
and use it in vblank_int_entry(reg_num) macro definition
(v3) updated due to following kernel 5.3 commit:
4fc4dca ("drm/amd: drop use of drmp.h in os_types.h")
(v4) updated due to following kernel 5.6 commit:
d9e3267 ("drm/amd/display: cleanup of construct and destruct funcs")
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Mauro Rossi <issor.oruam@gmail.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
107 lines
4.0 KiB
Makefile
107 lines
4.0 KiB
Makefile
#
|
|
# Copyright 2017 Advanced Micro Devices, Inc.
|
|
#
|
|
# Permission is hereby granted, free of charge, to any person obtaining a
|
|
# copy of this software and associated documentation files (the "Software"),
|
|
# to deal in the Software without restriction, including without limitation
|
|
# the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
# and/or sell copies of the Software, and to permit persons to whom the
|
|
# Software is furnished to do so, subject to the following conditions:
|
|
#
|
|
# The above copyright notice and this permission notice shall be included in
|
|
# all copies or substantial portions of the Software.
|
|
#
|
|
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
# THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
# OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
# ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
# OTHER DEALINGS IN THE SOFTWARE.
|
|
#
|
|
#
|
|
# Makefile for the 'audio' sub-component of DAL.
|
|
# It provides the control and status of HW adapter resources,
|
|
# that are global for the ASIC and sharable between pipes.
|
|
|
|
IRQ = irq_service.o
|
|
|
|
AMD_DAL_IRQ = $(addprefix $(AMDDALPATH)/dc/irq/,$(IRQ))
|
|
|
|
AMD_DISPLAY_FILES += $(AMD_DAL_IRQ)
|
|
|
|
###############################################################################
|
|
# DCE 6x
|
|
###############################################################################
|
|
ifdef CONFIG_DRM_AMD_DC_SI
|
|
IRQ_DCE60 = irq_service_dce60.o
|
|
|
|
AMD_DAL_IRQ_DCE60 = $(addprefix $(AMDDALPATH)/dc/irq/dce60/,$(IRQ_DCE60))
|
|
|
|
AMD_DISPLAY_FILES += $(AMD_DAL_IRQ_DCE60)
|
|
endif
|
|
|
|
###############################################################################
|
|
# DCE 8x
|
|
###############################################################################
|
|
IRQ_DCE80 = irq_service_dce80.o
|
|
|
|
AMD_DAL_IRQ_DCE80 = $(addprefix $(AMDDALPATH)/dc/irq/dce80/,$(IRQ_DCE80))
|
|
|
|
AMD_DISPLAY_FILES += $(AMD_DAL_IRQ_DCE80)
|
|
|
|
###############################################################################
|
|
# DCE 11x
|
|
###############################################################################
|
|
IRQ_DCE11 = irq_service_dce110.o
|
|
|
|
AMD_DAL_IRQ_DCE11 = $(addprefix $(AMDDALPATH)/dc/irq/dce110/,$(IRQ_DCE11))
|
|
|
|
AMD_DISPLAY_FILES += $(AMD_DAL_IRQ_DCE11)
|
|
|
|
###############################################################################
|
|
# DCE 12x
|
|
###############################################################################
|
|
IRQ_DCE12 = irq_service_dce120.o
|
|
|
|
AMD_DAL_IRQ_DCE12 = $(addprefix $(AMDDALPATH)/dc/irq/dce120/,$(IRQ_DCE12))
|
|
|
|
AMD_DISPLAY_FILES += $(AMD_DAL_IRQ_DCE12)
|
|
|
|
###############################################################################
|
|
# DCN 1x
|
|
###############################################################################
|
|
ifdef CONFIG_DRM_AMD_DC_DCN
|
|
IRQ_DCN1 = irq_service_dcn10.o
|
|
|
|
AMD_DAL_IRQ_DCN1 = $(addprefix $(AMDDALPATH)/dc/irq/dcn10/,$(IRQ_DCN1))
|
|
|
|
AMD_DISPLAY_FILES += $(AMD_DAL_IRQ_DCN1)
|
|
###############################################################################
|
|
# DCN 20
|
|
###############################################################################
|
|
IRQ_DCN2 = irq_service_dcn20.o
|
|
|
|
AMD_DAL_IRQ_DCN2 = $(addprefix $(AMDDALPATH)/dc/irq/dcn20/,$(IRQ_DCN2))
|
|
|
|
AMD_DISPLAY_FILES += $(AMD_DAL_IRQ_DCN2)
|
|
###############################################################################
|
|
# DCN 21
|
|
###############################################################################
|
|
IRQ_DCN21 = irq_service_dcn21.o
|
|
|
|
AMD_DAL_IRQ_DCN21= $(addprefix $(AMDDALPATH)/dc/irq/dcn21/,$(IRQ_DCN21))
|
|
|
|
AMD_DISPLAY_FILES += $(AMD_DAL_IRQ_DCN21)
|
|
endif
|
|
###############################################################################
|
|
# DCN 30
|
|
###############################################################################
|
|
ifdef CONFIG_DRM_AMD_DC_DCN3_0
|
|
IRQ_DCN3 = irq_service_dcn30.o
|
|
|
|
AMD_DAL_IRQ_DCN3 = $(addprefix $(AMDDALPATH)/dc/irq/dcn30/,$(IRQ_DCN3))
|
|
|
|
AMD_DISPLAY_FILES += $(AMD_DAL_IRQ_DCN3)
|
|
endif
|