07999587b7
Update all the Tegra DT bindings to require resets/reset-names properties where the HW module has reset inputs. Remove any entries from clocks or clock-names that were only required to identify reset inputs, rather than referring to real clocks. This is a DT-ABI-incompatible change. It is the first of two changes required for me to consider the Tegra DT bindings as stable, the other being conversion to the common DMA DT bindings. Signed-off-by: Stephen Warren <swarren@nvidia.com> Acked-By: Terje Bergstrom <tbergstrom@nvidia.com>
34 lines
1.1 KiB
Plaintext
34 lines
1.1 KiB
Plaintext
NVIDIA Tegra20/Tegra30 high speed (DMA based) UART controller driver.
|
|
|
|
Required properties:
|
|
- compatible : should be "nvidia,tegra30-hsuart", "nvidia,tegra20-hsuart".
|
|
- reg: Should contain UART controller registers location and length.
|
|
- interrupts: Should contain UART controller interrupts.
|
|
- nvidia,dma-request-selector : The Tegra DMA controller's phandle and
|
|
request selector for this UART controller.
|
|
- clocks: Must contain one entry, for the module clock.
|
|
See ../clocks/clock-bindings.txt for details.
|
|
- resets : Must contain an entry for each entry in reset-names.
|
|
See ../reset/reset.txt for details.
|
|
- reset-names : Must include the following entries:
|
|
- serial
|
|
|
|
Optional properties:
|
|
- nvidia,enable-modem-interrupt: Enable modem interrupts. Should be enable
|
|
only if all 8 lines of UART controller are pinmuxed.
|
|
|
|
Example:
|
|
|
|
serial@70006000 {
|
|
compatible = "nvidia,tegra30-hsuart", "nvidia,tegra20-hsuart";
|
|
reg = <0x70006000 0x40>;
|
|
reg-shift = <2>;
|
|
interrupts = <0 36 0x04>;
|
|
nvidia,dma-request-selector = <&apbdma 8>;
|
|
nvidia,enable-modem-interrupt;
|
|
clocks = <&tegra_car 6>;
|
|
resets = <&tegra_car 6>;
|
|
reset-names = "serial";
|
|
status = "disabled";
|
|
};
|