0316c018c5
The Denali NAND controller IP needs three clocks: - clk: controller core clock - clk_x: bus interface clock - ecc_clk: clock at which ECC circuitry is run Currently, only the first one (50MHz) is provided. The rest of the two clock ports must be connected to the 200MHz clock line. Add this. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org> |
||
|---|---|---|
| .. | ||
| clk-uniphier-core.c | ||
| clk-uniphier-cpugear.c | ||
| clk-uniphier-fixed-factor.c | ||
| clk-uniphier-fixed-rate.c | ||
| clk-uniphier-gate.c | ||
| clk-uniphier-mio.c | ||
| clk-uniphier-mux.c | ||
| clk-uniphier-peri.c | ||
| clk-uniphier-sys.c | ||
| clk-uniphier.h | ||
| Kconfig | ||
| Makefile | ||