bae2f5979c
Add basic devicetree support for SDX65 platform and MTP board from Qualcomm. The SDX65 platform features an ARM Cortex A7 CPU which forms the Application Processor Sub System (APSS) along with standard Qualcomm peripherals like GCC, TLMM, BLSP, QPIC, and BAM etc... Also, there exists the networking parts such as IPA, MHI, PCIE-EP, EMAC, and Modem etc.. This commit adds basic devicetree support that includes GCC, RPMh clock, INTC and Debug UART. Signed-off-by: Vamsi Krishna Lanka <quic_vamslank@quicinc.com> Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/1635552125-16407-3-git-send-email-quic_vamslank@quicinc.com
26 lines
430 B
Plaintext
26 lines
430 B
Plaintext
// SPDX-License-Identifier: BSD-3-Clause
|
|
/*
|
|
* Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
/dts-v1/;
|
|
|
|
#include "qcom-sdx65.dtsi"
|
|
|
|
/ {
|
|
model = "Qualcomm Technologies, Inc. SDX65 MTP";
|
|
compatible = "qcom,sdx65-mtp", "qcom,sdx65";
|
|
qcom,board-id = <0x2010008 0x302>;
|
|
|
|
aliases {
|
|
serial0 = &blsp1_uart3;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
};
|
|
|
|
&blsp1_uart3 {
|
|
status = "ok";
|
|
};
|