forked from Minki/linux
b47aec885b
For CL37 1000BASE-X AN, DW xPCS does not support C22 method but offers
C45 vendor-specific MII MMD for programming.
We also add the ability to disable Autoneg (through ethtool for certain
network switch that supports 1000BASE-X (1000Mbps and Full-Duplex) but
not Autoneg capability.
v4: Fixes to comment from Russell King. Thanks!
https://patchwork.kernel.org/comment/24894239/
Make xpcs_modify_changed() as private, change to use
mdiodev_modify_changed() for cleaner code.
v3: Fixes to issues spotted by Russell King. Thanks!
https://patchwork.kernel.org/comment/24890210/
Use phylink_mii_c22_pcs_decode_state(), remove unnecessary
interrupt clearing and skip speed & duplex setting if AN
is enabled.
v2: Fixes to issues spotted by Russell King in v1. Thanks!
https://patchwork.kernel.org/comment/24826650/
Use phylink_mii_c22_pcs_encode_advertisement() and implement
C45 MII ADV handling since IP only support C45 access.
Tested-by: Emilio Riva <emilio.riva@ericsson.com>
Signed-off-by: Ong Boon Leong <boon.leong.ong@intel.com>
Reviewed-by: Russell King (Oracle) <rmk+kernel@armlinux.org.uk>
Signed-off-by: David S. Miller <davem@davemloft.net>
115 lines
3.7 KiB
C
115 lines
3.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2020 Synopsys, Inc. and/or its affiliates.
|
|
* Synopsys DesignWare XPCS helpers
|
|
*
|
|
* Author: Jose Abreu <Jose.Abreu@synopsys.com>
|
|
*/
|
|
|
|
#define SYNOPSYS_XPCS_ID 0x7996ced0
|
|
#define SYNOPSYS_XPCS_MASK 0xffffffff
|
|
|
|
/* Vendor regs access */
|
|
#define DW_VENDOR BIT(15)
|
|
|
|
/* VR_XS_PCS */
|
|
#define DW_USXGMII_RST BIT(10)
|
|
#define DW_USXGMII_EN BIT(9)
|
|
#define DW_VR_XS_PCS_DIG_STS 0x0010
|
|
#define DW_RXFIFO_ERR GENMASK(6, 5)
|
|
|
|
/* SR_MII */
|
|
#define DW_USXGMII_FULL BIT(8)
|
|
#define DW_USXGMII_SS_MASK (BIT(13) | BIT(6) | BIT(5))
|
|
#define DW_USXGMII_10000 (BIT(13) | BIT(6))
|
|
#define DW_USXGMII_5000 (BIT(13) | BIT(5))
|
|
#define DW_USXGMII_2500 (BIT(5))
|
|
#define DW_USXGMII_1000 (BIT(6))
|
|
#define DW_USXGMII_100 (BIT(13))
|
|
#define DW_USXGMII_10 (0)
|
|
|
|
/* SR_AN */
|
|
#define DW_SR_AN_ADV1 0x10
|
|
#define DW_SR_AN_ADV2 0x11
|
|
#define DW_SR_AN_ADV3 0x12
|
|
#define DW_SR_AN_LP_ABL1 0x13
|
|
#define DW_SR_AN_LP_ABL2 0x14
|
|
#define DW_SR_AN_LP_ABL3 0x15
|
|
|
|
/* Clause 73 Defines */
|
|
/* AN_LP_ABL1 */
|
|
#define DW_C73_PAUSE BIT(10)
|
|
#define DW_C73_ASYM_PAUSE BIT(11)
|
|
#define DW_C73_AN_ADV_SF 0x1
|
|
/* AN_LP_ABL2 */
|
|
#define DW_C73_1000KX BIT(5)
|
|
#define DW_C73_10000KX4 BIT(6)
|
|
#define DW_C73_10000KR BIT(7)
|
|
/* AN_LP_ABL3 */
|
|
#define DW_C73_2500KX BIT(0)
|
|
#define DW_C73_5000KR BIT(1)
|
|
|
|
/* Clause 37 Defines */
|
|
/* VR MII MMD registers offsets */
|
|
#define DW_VR_MII_MMD_CTRL 0x0000
|
|
#define DW_VR_MII_DIG_CTRL1 0x8000
|
|
#define DW_VR_MII_AN_CTRL 0x8001
|
|
#define DW_VR_MII_AN_INTR_STS 0x8002
|
|
/* Enable 2.5G Mode */
|
|
#define DW_VR_MII_DIG_CTRL1_2G5_EN BIT(2)
|
|
/* EEE Mode Control Register */
|
|
#define DW_VR_MII_EEE_MCTRL0 0x8006
|
|
#define DW_VR_MII_EEE_MCTRL1 0x800b
|
|
#define DW_VR_MII_DIG_CTRL2 0x80e1
|
|
|
|
/* VR_MII_DIG_CTRL1 */
|
|
#define DW_VR_MII_DIG_CTRL1_MAC_AUTO_SW BIT(9)
|
|
|
|
/* VR_MII_DIG_CTRL2 */
|
|
#define DW_VR_MII_DIG_CTRL2_TX_POL_INV BIT(4)
|
|
#define DW_VR_MII_DIG_CTRL2_RX_POL_INV BIT(0)
|
|
|
|
/* VR_MII_AN_CTRL */
|
|
#define DW_VR_MII_AN_CTRL_TX_CONFIG_SHIFT 3
|
|
#define DW_VR_MII_TX_CONFIG_MASK BIT(3)
|
|
#define DW_VR_MII_TX_CONFIG_PHY_SIDE_SGMII 0x1
|
|
#define DW_VR_MII_TX_CONFIG_MAC_SIDE_SGMII 0x0
|
|
#define DW_VR_MII_AN_CTRL_PCS_MODE_SHIFT 1
|
|
#define DW_VR_MII_PCS_MODE_MASK GENMASK(2, 1)
|
|
#define DW_VR_MII_PCS_MODE_C37_1000BASEX 0x0
|
|
#define DW_VR_MII_PCS_MODE_C37_SGMII 0x2
|
|
|
|
/* VR_MII_AN_INTR_STS */
|
|
#define DW_VR_MII_AN_STS_C37_ANSGM_FD BIT(1)
|
|
#define DW_VR_MII_AN_STS_C37_ANSGM_SP_SHIFT 2
|
|
#define DW_VR_MII_AN_STS_C37_ANSGM_SP GENMASK(3, 2)
|
|
#define DW_VR_MII_C37_ANSGM_SP_10 0x0
|
|
#define DW_VR_MII_C37_ANSGM_SP_100 0x1
|
|
#define DW_VR_MII_C37_ANSGM_SP_1000 0x2
|
|
#define DW_VR_MII_C37_ANSGM_SP_LNKSTS BIT(4)
|
|
|
|
/* SR MII MMD Control defines */
|
|
#define AN_CL37_EN BIT(12) /* Enable Clause 37 auto-nego */
|
|
#define SGMII_SPEED_SS13 BIT(13) /* SGMII speed along with SS6 */
|
|
#define SGMII_SPEED_SS6 BIT(6) /* SGMII speed along with SS13 */
|
|
|
|
/* VR MII EEE Control 0 defines */
|
|
#define DW_VR_MII_EEE_LTX_EN BIT(0) /* LPI Tx Enable */
|
|
#define DW_VR_MII_EEE_LRX_EN BIT(1) /* LPI Rx Enable */
|
|
#define DW_VR_MII_EEE_TX_QUIET_EN BIT(2) /* Tx Quiet Enable */
|
|
#define DW_VR_MII_EEE_RX_QUIET_EN BIT(3) /* Rx Quiet Enable */
|
|
#define DW_VR_MII_EEE_TX_EN_CTRL BIT(4) /* Tx Control Enable */
|
|
#define DW_VR_MII_EEE_RX_EN_CTRL BIT(7) /* Rx Control Enable */
|
|
|
|
#define DW_VR_MII_EEE_MULT_FACT_100NS_SHIFT 8
|
|
#define DW_VR_MII_EEE_MULT_FACT_100NS GENMASK(11, 8)
|
|
|
|
/* VR MII EEE Control 1 defines */
|
|
#define DW_VR_MII_EEE_TRN_LPI BIT(0) /* Transparent Mode Enable */
|
|
|
|
int xpcs_read(struct dw_xpcs *xpcs, int dev, u32 reg);
|
|
int xpcs_write(struct dw_xpcs *xpcs, int dev, u32 reg, u16 val);
|
|
int nxp_sja1105_sgmii_pma_config(struct dw_xpcs *xpcs);
|
|
int nxp_sja1110_sgmii_pma_config(struct dw_xpcs *xpcs);
|
|
int nxp_sja1110_2500basex_pma_config(struct dw_xpcs *xpcs);
|