Tobias Schramm
65a50bca77
ARM: dts: sun8i: V3: add I2S interface to V3 dts
...
The Allwinner V3 SoC features an I2S interface. The I2S peripheral is
identical to that in the Allwinner H3 SoC.
This commit adds it to the Allwinner V3 dts.
Signed-off-by: Tobias Schramm <t.schramm@manjaro.org >
Signed-off-by: Maxime Ripard <maxime@cerno.tech >
Link: https://lore.kernel.org/r/20210514134405.2097464-8-t.schramm@manjaro.org
2021-05-18 17:19:17 +02:00
Tobias Schramm
8575276c1f
ARM: dts: sun8i: V3: add codec analog frontend to V3 dts
...
The Allwinner V3 SoC has a different analog codec frontend than the V3s
SoC. The frontend used on the V3 SoC is compatible with the on used in
the Allwinner H3 SoC.
This patch adds the corresponding node to the Allwinner V3 dtsi.
Signed-off-by: Tobias Schramm <t.schramm@manjaro.org >
Signed-off-by: Maxime Ripard <maxime@cerno.tech >
Link: https://lore.kernel.org/r/20210514134405.2097464-6-t.schramm@manjaro.org
2021-05-18 17:18:02 +02:00
Matteo Scordino
85f296433e
ARM: dts: sun8i: V3/S3: Add UART1 pin definitions to the V3/S3 dtsi
...
The Allwinner V3 and S3 can use PG6/7 as RX/TX for UART1. Since no other
functions are assigned to those pins, they are a convenient choice for
a debugging or application UART.
This is specific to V3/S3 as the V3s's non-BGA package did not have
those pins.
Signed-off-by: Matteo Scordino <matteo.scordino@gmail.com >
Signed-off-by: Maxime Ripard <maxime@cerno.tech >
Link: https://lore.kernel.org/r/20201030234325.5865-3-matteo.scordino@gmail.com
2020-11-02 11:03:03 +01:00
Icenowy Zheng
02ed6bb83e
ARM: dts: sun8i: V3/V3s/S3/S3L: add Ethernet support
...
The Allwinner V3/V3s/S3L/SoChip S3 Ethernet MAC and internal PHY is quite
similar to the ones on Allwinner H3, except for V3s the external MII is
not wired out.
Add ethernet support to V3/V3s/S3/S3L.
Signed-off-by: Icenowy Zheng <icenowy@aosc.io >
Signed-off-by: Maxime Ripard <maxime@cerno.tech >
Link: https://lore.kernel.org/r/20200923005709.147966-2-icenowy@aosc.io
2020-09-28 12:09:21 +02:00
Icenowy Zheng
11d1bdead7
ARM: sunxi: dts: s3/s3l/v3: add DTSI files for S3/S3L/V3 SoCs
...
The Allwinner S3/S3L/V3 SoCs all share the same die with the V3s SoC,
but with more GPIO wired out of the package.
Add a DTSI file for these SoCs. It just replaces some compatible strings
of the V3s DTSI now. As these SoCs share the same feature set on Linux,
we use the first known chip (V3) as the file's name.
Signed-off-by: Icenowy Zheng <icenowy@aosc.io >
Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com >
2019-08-23 09:14:48 +02:00
